{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T20:00:05Z","timestamp":1746043205442,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397273","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T14:22:47Z","timestamp":1199888567000},"page":"246-249","source":"Crossref","is-referenced-by-count":22,"title":["The coming of age of physical synthesis"],"prefix":"10.1109","author":[{"given":"Charles J.","family":"Alpert","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul G.","family":"Villarrubia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981107"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357994"},{"key":"ref12","article-title":"FLUTE: Fast lookup table base rectilinear Steiner minimal tree algorithm for VLSI design","author":"chu","year":"2007","journal-title":"IEEE TCAD"},{"key":"ref13","first-page":"59","article-title":"IPR: An integrated placement and routing algorithm","author":"pan","year":"2007","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580152"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582366"},{"key":"ref16","first-page":"90","article-title":"Interconnect synthesis without wire tapering","volume":"20","author":"alpert","year":"2000","journal-title":"IEEE TCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1261846"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055182"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/277044.277119","article-title":"Generic global placement and floorplanning","author":"eisenmann","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981072"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123042"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"ivan","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890096"},{"key":"ref9","first-page":"515","article-title":"Diffusion-based placement migration","author":"ren","year":"2007","journal-title":"Proc ACM\/IEEE DAC"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397273.pdf?arnumber=4397273","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T22:50:36Z","timestamp":1497739836000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397273\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397273","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}