{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:15:19Z","timestamp":1730232919076,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397280","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T19:22:47Z","timestamp":1199906567000},"page":"295-302","source":"Crossref","is-referenced-by-count":26,"title":["The FAST methodology for high-speed SoC\/computer simulation"],"prefix":"10.1109","author":[{"given":"Derek","family":"Chiou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Dam Sunwoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Joonsoo Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Nikhil Patil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William H.","family":"Reinhart","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Eric Johnson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zheng Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291063"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"ref12","article-title":"Network-Oriented Full-System Simulation using M5","author":"binkert","year":"2003","journal-title":"Sixth Workshop on Computer Architecture Evaluation using Commerical Workloads (CAECW)"},{"article-title":"HASim talk at RAMP Retreat, June 2007","year":"0","author":"emer","key":"ref13"},{"article-title":"personal email communication","year":"2007","author":"bhargava","key":"ref14"},{"article-title":"personal email communication","year":"2007","author":"zhang","key":"ref15"},{"article-title":"personal email communication","year":"2007","author":"non","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/379240.565338"},{"key":"ref19","article-title":"PTLSim: A Cycle Accurate Full System x86-64 Microar-chitectural Simulator","author":"yourst","year":"2007","journal-title":"Proceedings of ISPASS"},{"key":"ref4","article-title":"FPGA-based Fast, Cycle-Accurate, Full-System Simulators","author":"chiou","year":"2006","journal-title":"Proceedings of the second Workshop on Architecture Research using FPGA Platforms held in conjunction with HPCA-12"},{"key":"ref3","article-title":"FAST: FPGA-based Acceleration of Simulator Timing models","author":"chiou","year":"2005","journal-title":"Proceedings of the first Workshop on Architecture Research using FPGA Platforms held in conjunction with HPCA-11"},{"key":"ref27","article-title":"Initial Observations of Hardware\/Software Co-Simulation using FPGA in Architectural Research","author":"suh","year":"2006","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-12"},{"year":"0","key":"ref6"},{"key":"ref5","article-title":"A simulation method","volume":"657","author":"chiou","year":"2006","journal-title":"United States Patent Application"},{"year":"0","key":"ref8"},{"key":"ref7","first-page":"41","article-title":"QEMU, a Fast and Portable Dynamic Translator","author":"bellard","year":"2005","journal-title":"USENIX 2005 Annual Technical Conference FREENIX Track"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"year":"0","key":"ref9"},{"key":"ref1","first-page":"329","article-title":"Design and Implementation of a parallel Verilog simulator: PVSim","author":"li","year":"2004","journal-title":"Proceedings of the 17th International Conference on VLSI Design"},{"year":"0","key":"ref20"},{"key":"ref22","article-title":"A Flexible Architecture for Simulation and Testing (FAST) Multiprocessor Systems","author":"davis","year":"2005","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-11"},{"key":"ref21","article-title":"Implementing a Functional\/Timing Partitioned Microprocessor Simulator with an FPGA","author":"dave","year":"2006","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-12"},{"key":"ref24","article-title":"ATLAS: A Scalable Emulator for Transactional Parallel Systems","author":"kozyrakis","year":"2005","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-11"},{"key":"ref23","article-title":"Memory Subsystem Performance Evaluation with FPGA based Emulators","author":"lu","year":"2005","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-11"},{"key":"ref26","article-title":"RAMP: Research Accelerator for Multiple Processors","author":"patterson","year":"2006","journal-title":"Proceedings of Hot Chips 18"},{"key":"ref25","article-title":"Full-System Architectural Exploration Sandbox","author":"nurvitadhi","year":"2005","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-11"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397280.pdf?arnumber=4397280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:35:16Z","timestamp":1489678516000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397280","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}