{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:21:12Z","timestamp":1729621272698,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397300","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T19:22:47Z","timestamp":1199906567000},"page":"413-417","source":"Crossref","is-referenced-by-count":1,"title":["Estimation of delay test quality and its application to test generation"],"prefix":"10.1109","author":[{"family":"Seiji Kajihara","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shohei Morishima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Masahiro Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaoqing Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Masayasu Fukunaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kazumi Hatayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Takashi Aikyo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337546"},{"key":"ref11","article-title":"A Framework of High-Quality Transition Fault ATPG for Scan Circuits","volume":"2 1","author":"kajihara","year":"2006","journal-title":"Proc Int'l Test Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref13","first-page":"147","article-title":"Not all Delay Tests Are the Same-SDQL Model Shows True-Time","author":"uzzaman","year":"2006","journal-title":"Proc Asian Test Symposium"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/43.21819","article-title":"On Path Selection in Combinational Logic Circuits","volume":"8","author":"li","year":"1989","journal-title":"IEEE Trans on CAD"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041853"},{"key":"ref17","first-page":"592","article-title":"An Efficient Algorithm for Finding the K Longest Testable Paths Through Each Gate in a Combinational Circuit","author":"qiu","year":"2003","journal-title":"Proc Int'l Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.113997"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299224"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"ref6","first-page":"305","article-title":"Evaluation of the statistical delay quality model","author":"sato","year":"2005","journal-title":"Proc Asian and South Pacific Design Automation Conference"},{"journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref5"},{"key":"ref8","first-page":"37","article-title":"A statistical fault coverage metric for realistic path delay faults","author":"qiu","year":"2004","journal-title":"Proc VLSI Test Symposium"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.599447"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855293"},{"key":"ref9","first-page":"1","article-title":"On Ggenerating High Quality Tests for Transition Faults","author":"shao","year":"2002","journal-title":"Proc Asian Test Symposium"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"ref21","first-page":"370","article-title":"REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Circuits","author":"wang","year":"2001","journal-title":"Proc Int'l Conf on CAD"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397300.pdf?arnumber=4397300","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:50:34Z","timestamp":1497754234000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397300\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397300","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}