{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:08:51Z","timestamp":1725628131828},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397318","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T19:22:47Z","timestamp":1199906567000},"page":"526-529","source":"Crossref","is-referenced-by-count":2,"title":["Methodology for low power test pattern generation using activity threshold control logic"],"prefix":"10.1109","author":[{"family":"Srivaths Ravi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V. R.","family":"Devanathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rubin","family":"Parekhji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.101"},{"journal-title":"TetraMAX ATPG User Guide","year":"2006","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.663775"},{"journal-title":"PrimePower Reference Guide","year":"2006","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387329"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1109\/ISVLSI.2005.53","article-title":"On Reducing Peak Current and Power during Test","author":"li","year":"2005","journal-title":"Proc IEEE Comp Society Annual Symp on VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref8","first-page":"58","article-title":"A New ATPG Method for Efficient Capture Power Reduction During Scan Testing","author":"wen","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313222"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref9","first-page":"1","article-title":"Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs","author":"remersaro","year":"2006","journal-title":"Proc Int Test Conf"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397318.pdf?arnumber=4397318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,6]],"date-time":"2019-05-06T18:47:18Z","timestamp":1557168438000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397318","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}