{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:56:44Z","timestamp":1742799404899,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397363","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T14:22:47Z","timestamp":1199888567000},"page":"797-802","source":"Crossref","is-referenced-by-count":2,"title":["Minimizing leakage power in sequential circuits by using mixed vt flip-flops"],"prefix":"10.1109","author":[{"family":"Jaehyun Kim","sequence":"first","affiliation":[]},{"family":"Youngsoo Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"556","article-title":"An Investigation of Power Delay Trade-offs for Dual Vt CMOS Circuits","author":"wang","year":"1999","journal-title":"Proc Int Conf on Computer Design"},{"key":"ref11","article-title":"SIS: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Tech Rep UCB\/ERL M92\/41"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref13","first-page":"58","article-title":"Uncertainty-aware circuit optimization","author":"bai","year":"2002","journal-title":"Proc Design Automation Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146942"},{"journal-title":"Leakage in Nanometer CMOS Technologies","year":"2005","author":"narendra","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118435"},{"key":"ref8","first-page":"375","article-title":"Standby power optimization via transistor sizing and dual threshold voltage assignment","author":"ketkar","year":"2002","journal-title":"Proc Int Conf on Computer-Aided Design"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1109\/DAC.2002.1012674","article-title":"Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors","author":"karnik","year":"2002","journal-title":"Proc Design Automation Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"ref9","first-page":"704","article-title":"Discrete Vt Assignment and Gate Sizing Using a Self-Snapping Continuous Formulation","author":"shah","year":"2005","journal-title":"Proc Int Conf on Computer-Aided Design"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397363.pdf?arnumber=4397363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T22:50:35Z","timestamp":1497739835000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397363","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}