{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:17:20Z","timestamp":1729653440183,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397364","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T14:22:47Z","timestamp":1199888567000},"page":"803-810","source":"Crossref","is-referenced-by-count":1,"title":["Efficient decoupling capacitance budgeting considering operation and process variations"],"prefix":"10.1109","author":[{"family":"Yiyu Shi","sequence":"first","affiliation":[]},{"family":"Chunchen Liu","sequence":"additional","affiliation":[]},{"family":"Lei He","sequence":"additional","affiliation":[]},{"family":"Jinjun Xiong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"505","article-title":"A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery","author":"fu","year":"2004","journal-title":"Proc Asia South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065627"},{"key":"ref12","first-page":"171","article-title":"A stochastic approach to power grid analysis","author":"pant","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159764"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.848089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560094"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"ref17","article-title":"Mapping statisitical process variations toward circuit performance variability: An analytical modeling approach","author":"cao","year":"2005","journal-title":"IEEE\/ACM DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/0471221317"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249495"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560214"},{"key":"ref3","article-title":"Leakage Minimization of Nanoscale Circuits in the Presence of Systematic and Random Variations","author":"bhardwaj","year":"2005","journal-title":"IEEE\/ACM DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884869"},{"key":"ref5","article-title":"Variability-Driven Gate Sizin for Binning Yield Optimization","author":"davoodi","year":"2006","journal-title":"IEEE\/ACM DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146967"},{"key":"ref7","article-title":"Joint Design-Time and Post-Silicon Minimization of Parametric Yield Loss using Adjustable Robust Optimization","author":"mani","year":"2006","journal-title":"IEEE\/ACM ICCAD"},{"key":"ref2","article-title":"An Efficient Algorithm for Statistical Minimization of Total Power under Timing Yield Constraints","author":"mani","year":"2005","journal-title":"IEEE\/ACM DAC"},{"key":"ref1","article-title":"Characterizing Process Variation in Nanometer CMOS","author":"agarwal","year":"2007","journal-title":"IEEE\/ACM DAC"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/TCAD.2003.809658","article-title":"Optimal decoupling capacitor sizing and placement for standard-cell layout designs","volume":"22","author":"su","year":"2003","journal-title":"IEEE Trans on CAD"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.7.1483"},{"key":"ref22","article-title":"Power Grid Analysis Using Random Walks","author":"qian","year":"2005","journal-title":"IEEE Trans on CAD"},{"year":"0","key":"ref21"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397364.pdf?arnumber=4397364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T22:50:37Z","timestamp":1497739837000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397364","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}