{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:10:44Z","timestamp":1764173444317},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/iccad.2007.4397367","type":"proceedings-article","created":{"date-parts":[[2008,1,9]],"date-time":"2008-01-09T19:22:47Z","timestamp":1199906567000},"page":"824-830","source":"Crossref","is-referenced-by-count":10,"title":["Architectural power models for sram and cam structures based on hybrid analytical\/empirical techniques"],"prefix":"10.1109","author":[{"family":"Xiaoyao Liang","sequence":"first","affiliation":[]},{"family":"Kerem Turgay","sequence":"additional","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A static power model for architects","author":"butts","year":"2000","journal-title":"33rd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref10","article-title":"Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects","author":"zhang","year":"2003","journal-title":"Technical Report CS-2003–05"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159679"},{"key":"ref11","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"IEEE International Symposium on Quality Electronic Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.97"},{"key":"ref8","first-page":"95","article-title":"Energy-driven integrated hardware-software optimizations using SimplePower","author":"vijaykrishnan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref7","article-title":"Cacti 3.0: An integrated cache timing, power and area model","author":"shivakumar","year":"2001","journal-title":"Technical Report 2001\/2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257159"},{"key":"ref1","article-title":"Path-based statistical timing analysis considering inter and intra-die correlations","author":"agarwal","year":"2002","journal-title":"ACM\/SIGDA Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"}],"event":{"name":"2007 IEEE\/ACM International Conference on Computer-Aided Design","start":{"date-parts":[[2007,11,4]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2007,11,8]]}},"container-title":["2007 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4397222\/4397223\/04397367.pdf?arnumber=4397367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T19:39:53Z","timestamp":1489693193000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4397367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccad.2007.4397367","relation":{},"ISSN":["1092-3152"],"issn-type":[{"type":"print","value":"1092-3152"}],"subject":[],"published":{"date-parts":[[2007,11]]}}}