{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T13:33:03Z","timestamp":1744205583404,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/iccad.2008.4681548","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T16:24:14Z","timestamp":1227630254000},"page":"32-37","source":"Crossref","is-referenced-by-count":5,"title":["To SAT or not to SAT: Ashenhurst decomposition in a large scale"],"prefix":"10.1109","author":[{"family":"Hsuan-Po Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruei-Rung","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5327-8_25"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/315773.315783"},{"key":"13","first-page":"1","article-title":"interpolation and sat-based model checking","author":"mcmillan","year":"2003","journal-title":"Proc CAV"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391634"},{"key":"12","first-page":"427","article-title":"fpga technology mapping: a study of optimally. in proc","author":"ling","year":"2005","journal-title":"DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.945303"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"2"},{"key":"1","first-page":"74","article-title":"the decomposition of switching functions","volume":"29","author":"ashenhurst","year":"1959","journal-title":"Computational Lab"},{"key":"10","first-page":"227","article-title":"scalable exploration of functional dependency by interpolation and incremental sat solving","author":"lee","year":"2007","journal-title":"Proc ICCAD"},{"key":"7","first-page":"268","article-title":"functional dependency for verification reduction","author":"jiang","year":"2004","journal-title":"Proc CAV"},{"key":"6","first-page":"502","article-title":"an extensible sat-solver","author":"ee?n","year":"2003","journal-title":"Proc SAT"},{"journal-title":"A New Approach to the Design of Switching Circuits","year":"1962","author":"curtis","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.2307\/2963593"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1137\/0111022"},{"key":"8","first-page":"712","article-title":"compatible class encoding in hyper-function decomposition for fpga synthesis","author":"jiang","year":"1998","journal-title":"Proc DAC"}],"event":{"name":"2008 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2008,11,10]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,11,13]]}},"container-title":["2008 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4670335\/4681527\/04681548.pdf?arnumber=4681548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T15:06:21Z","timestamp":1489763181000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.2008.4681548","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}