{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T16:38:45Z","timestamp":1781282325224,"version":"3.54.1"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/iccad.2008.4681549","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T16:24:14Z","timestamp":1227630254000},"page":"38-44","source":"Crossref","is-referenced-by-count":25,"title":["Boolean factoring and decomposition of logic networks"],"prefix":"10.1109","author":[{"given":"Alan","family":"Mishchenko","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Satrajit","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840040"},{"key":"35","first-page":"310","article-title":"boolean operations on decomposed functions","author":"plaza","year":"0","journal-title":"Proc IWLS'05"},{"key":"17","article-title":"exploiting symmetry in sat-based boolean matching for heterogeneous fpga technology mapping","author":"hu","year":"0","journal-title":"Proc ICCAD '07"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0227"},{"key":"18","author":"kravets","year":"2001","journal-title":"Constructive multi-level synthesis by way of functional properties"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1997.601367"},{"key":"16","first-page":"1081","article-title":"new multi-valued functional decomposition algorithms based on mdds","volume":"19","author":"files","year":"2000","journal-title":"IEEE TCAD"},{"key":"39","first-page":"471","article-title":"decompos: an integrated system for functional decomposition","author":"sasao","year":"1998","journal-title":"Proc IWLS"},{"key":"13","author":"curtis","year":"1962","journal-title":"New approach to the design of switching circuits"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337660"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229238"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"38","first-page":"353","article-title":"logic synthesis for lookup tables based fpgas using functional decomposition and support minimization","author":"sawada","year":"1995","journal-title":"Proc ICCAD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065693"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/315773.315783"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605442"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"23","first-page":"44","article-title":"an exact and efficient algorithm for disjunctive decomposition","author":"matsunaga","year":"0","journal-title":"Proc SASIMI '98"},{"key":"24","article-title":"an improved sat-based boolean matching using implicants for lut-based fpgas","author":"minkovich","year":"0","journal-title":"Proc FPGA '07"},{"key":"25","first-page":"115","article-title":"encoding of boolean functions and its application to lut cascade synthesis","author":"mishchenko","year":"0","journal-title":"Proc IWLS 02"},{"key":"26","first-page":"143","article-title":"a new enhanced constructive decomposition and mapping algorithm","author":"mishchenko","year":"0","journal-title":"Proc DAC '03"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320087"},{"key":"29","first-page":"240","article-title":"improvements to technology mapping for lut-based fpgas","volume":"26","author":"mishchenko","year":"2007","journal-title":"IEEE TCAD"},{"key":"3","year":"2005","journal-title":"Stratix II device family data sheet"},{"key":"2","year":"0","journal-title":"ProASIC3 Flash Family FPGAs Datasheet"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"1","first-page":"379","article-title":"a new canonical form for fast boolean matching in logic synthesis and verification","author":"abdollahi","year":"0","journal-title":"Proc DAC '05"},{"key":"30","article-title":"sat-based logic optimization and resynthesis","author":"mishchenko","year":"0","journal-title":"Submitted to FPGA'08"},{"key":"7","first-page":"29","article-title":"the decomposition and factorization of boolean expressions","author":"brayton","year":"1982","journal-title":"Proc ISCAS"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"32","author":"mishchenko","year":"0","journal-title":"Fast Boolean matching for LUT structures"},{"key":"5","year":"0"},{"key":"31","article-title":"combinational and sequential mapping with priority cuts","author":"mishchenko","year":"0","journal-title":"Proc ICCAD '07"},{"key":"4","first-page":"75","article-title":"the decomposition of switching functions","volume":"29","author":"ashenhurst","year":"1959","journal-title":"Proc Intl Symposium on the Theory of Switching Part I (Annals of the Computation Laboratory of Harvard University"},{"key":"9","first-page":"143","article-title":"factor cuts","author":"chatterjee","year":"0","journal-title":"Proc ICCAD'06"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243959"}],"event":{"name":"2008 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2008,11,10]]},"end":{"date-parts":[[2008,11,13]]}},"container-title":["2008 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4670335\/4681527\/04681549.pdf?arnumber=4681549","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:47:52Z","timestamp":1489762072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681549\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/iccad.2008.4681549","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}