{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:51:10Z","timestamp":1729630270130,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/iccad.2008.4681564","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T16:24:14Z","timestamp":1227630254000},"page":"137-142","source":"Crossref","is-referenced-by-count":0,"title":["A succinct memory model for automated design debugging"],"prefix":"10.1109","author":[{"given":"Brian","family":"Keng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hratch","family":"Mangassarian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","first-page":"1","article-title":"translating pseudo-boolean constraints into sat","volume":"2","author":"ee?n","year":"2006","journal-title":"JSAT"},{"journal-title":"Opencores org","year":"2006","key":"16"},{"key":"13","first-page":"502","article-title":"an extensible sat-solver","author":"ee?n","year":"2003","journal-title":"Int'l Conf on Theory and Applications of Satisfiability Testing"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560184"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/11560548_20"},{"journal-title":"Model checking","year":"1999","author":"clarke","key":"2"},{"journal-title":"System-On-A-Chip Verification Methodology and Techniques","year":"2000","author":"rashinkar","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233663"},{"journal-title":"Testing of Digital Systems","year":"2002","author":"jha","key":"7"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382572"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.325"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364455"}],"event":{"name":"2008 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2008,11,10]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,11,13]]}},"container-title":["2008 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4670335\/4681527\/04681564.pdf?arnumber=4681564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:00:31Z","timestamp":1497780031000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iccad.2008.4681564","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}