{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:45:48Z","timestamp":1772325948194,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/iccad.2008.4681565","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T21:24:14Z","timestamp":1227648254000},"page":"143-148","source":"Crossref","is-referenced-by-count":10,"title":["The analysis of cyclic circuits with Boolean satisfiability"],"prefix":"10.1109","author":[{"given":"John","family":"Backes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Fett","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc D.","family":"Riedel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"sis: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"Technical Report UCB\/ERL"},{"key":"17","article-title":"cyclic combinational circuits","author":"riedel","year":"2004"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674886"},{"key":"15","first-page":"163","article-title":"the synthesis of cyclic combinational circuits","author":"riedel","year":"2003","journal-title":"Design Automation Conference"},{"key":"16","article-title":"timing analysis of cyclic combinational circuits","author":"riedel","year":"2004","journal-title":"International Workshop on Logic and Synthesis"},{"key":"13","article-title":"ternary simulation: a refinement of binary functions or an abstraction of real-time behavior","author":"mendier","year":"1996","journal-title":"Workshop on Designing Correct Circuits"},{"key":"14","first-page":"105","article-title":"cyclic combinational circuits: analysis for synthesis","author":"riedel","year":"2003","journal-title":"International Workshop on Logic and Synthesis"},{"key":"11","author":"mishchenko","year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"21","article-title":"a theory of relations between sequential and combinational realizations of switching functions","author":"short","year":"1961"},{"key":"20","article-title":"formal analysis of synchronous circuits","author":"shiple","year":"1996"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279349"},{"key":"23","author":"so?rensson","year":"0","journal-title":"MiniSat vi 13 - A SAT Solver with Conflict-Clause Minimization"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"25","author":"wakerly","year":"2000","journal-title":"Digital Design Principles and Practices"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/321203.321214"},{"key":"27","year":"0","journal-title":"Benchmarks from the International Workshop on Logic and Synthesis"},{"key":"3","first-page":"159","article-title":"making cyclic circuits acyclic","author":"edwards","year":"2003","journal-title":"Design Automation Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.5008864"},{"key":"10","article-title":"loops in directed combinational switching networks","author":"mccaw","year":"1963","journal-title":"Engineer's"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270310"},{"key":"7","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1109\/T-C.1970.222884","article-title":"the necessity of closed circuit loops in minimal combinational circuits","volume":"c 19","author":"kautz","year":"1970","journal-title":"IEEE Transactions on Computers"},{"key":"6","article-title":"contemporary logic design","author":"katz","year":"1992","journal-title":"Benjamin\/Cummings"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-509850-2.50007-5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1147\/rd.92.0090"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.293952"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"}],"event":{"name":"2008 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2008,11,10]]},"end":{"date-parts":[[2008,11,13]]}},"container-title":["2008 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4670335\/4681527\/04681565.pdf?arnumber=4681565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:00:28Z","timestamp":1497794428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iccad.2008.4681565","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}