{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T12:00:22Z","timestamp":1774958422279,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/iccad.2008.4681593","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T21:24:14Z","timestamp":1227648254000},"page":"322-329","source":"Crossref","is-referenced-by-count":102,"title":["Breaking the simulation barrier: SRAM evaluation through norm minimization"],"prefix":"10.1109","author":[{"given":"Lara","family":"Dolecek","sequence":"first","affiliation":[]},{"given":"Masood","family":"Qazi","sequence":"additional","affiliation":[]},{"given":"Devavrat","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Anantha","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425784"},{"key":"17","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-05052-1"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364490"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.54"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382534"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012687"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/92.238423"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229167"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159745"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"1","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"7","first-page":"119","article-title":"design and use of memory-specific test structures to ensure sram yield and manufacturabillty","author":"duan","year":"2003","journal-title":"ISQED"},{"key":"6","first-page":"660","article-title":"yield-driven near-threshold sram design","author":"chen","year":"2007","journal-title":"ICCAD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873215"},{"key":"4","year":"0"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1999.799397"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1002\/9783527612086","author":"edwards","year":"2006","journal-title":"The Nanotech Pioneers Where Are They Taking Us"}],"event":{"name":"2008 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2008,11,10]]},"end":{"date-parts":[[2008,11,13]]}},"container-title":["2008 IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4670335\/4681527\/04681593.pdf?arnumber=4681593","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,11]],"date-time":"2020-05-11T09:25:16Z","timestamp":1589189116000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4681593\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccad.2008.4681593","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}