{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T17:48:19Z","timestamp":1759513699976},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654129","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T03:29:13Z","timestamp":1292038153000},"page":"177-180","source":"Crossref","is-referenced-by-count":16,"title":["Cross-layer error resilience for robust systems"],"prefix":"10.1109","author":[{"given":"Larkhoon","family":"Leem","sequence":"first","affiliation":[]},{"given":"Hyungmin","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Hsiao-Heng","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Young Moon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yanjing","family":"Li","sequence":"additional","affiliation":[]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.152"},{"journal-title":"OpenSPARC T2 processor","year":"0","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251220"},{"journal-title":"ExaScale Computing Study Technology Challenges in Achieving Exascale Systems","year":"2008","author":"kogge","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.61"},{"key":"16","first-page":"203","article-title":"LEAP: Layout design through error-aware placement for soft-error resilient sequential cell design","author":"lee","year":"2010","journal-title":"Proc IEEE Intl 20Reliability Physics Symp"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469615"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560326"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700583"},{"key":"21","first-page":"232","article-title":"Concurrent autonomous self-test for uncore components in SoCs","author":"li","year":"2010","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687436"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.859577"},{"key":"23","first-page":"586","article-title":"Optimized self-tuning for circuit aging","author":"mintamo","year":"2010","journal-title":"Proc IEEE\/ACM Design Automation and Test in Europe"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484801"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456961"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"29","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"10","first-page":"1","article-title":"A platform 2015 model: Recognition, mining and synthesis moves computers to the era of tera","author":"dubey","year":"2005","journal-title":"Technology at Intel Magazine"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.55"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837367"},{"key":"4","first-page":"12","article-title":"Non-stop advanced architecture","author":"bernick","year":"2005","journal-title":"Proc IEEE Int Conf Dependable Systems and Networks"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173324"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654129.pdf?arnumber=5654129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:08:14Z","timestamp":1497892094000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654129","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}