{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:28:14Z","timestamp":1725499694441},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654139","type":"proceedings-article","created":{"date-parts":[[2010,12,10]],"date-time":"2010-12-10T22:29:13Z","timestamp":1292020153000},"page":"197-204","source":"Crossref","is-referenced-by-count":1,"title":["Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees"],"prefix":"10.1109","author":[{"given":"Zefu","family":"Dai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Jarvin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianwen","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Inc Virtex-5 LXT FPGA ML505 Evaluation Platform","year":"0","author":"xilinx","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536536"},{"journal-title":"Inc Design Tools","year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"journal-title":"Inc DDR2 SDRAM","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"key":"12","first-page":"34","article-title":"The ALPBench benchmark suite","author":"li","year":"2005","journal-title":"Proceedings of the"},{"journal-title":"Using Digitally Controlled Impedance Signal Integrity Vs Power Dissipation Considerations","year":"0","author":"banas","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1155\/2009\/851613"},{"year":"2010","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1997.644374"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065729"},{"journal-title":"SoC Architecture to Multichannel Memory Management Using Sonics IMT","year":"2008","author":"casini","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.34"},{"key":"4","article-title":"The speedy DDR2 controller for FPGAs","author":"bittner","year":"2009","journal-title":"Proc Int Conf Engineering Reconfigurable Systems Algorithms"},{"journal-title":"DRAM Trace Files","year":"0","author":"jacob","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2003.1235690"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654139.pdf?arnumber=5654139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:10:38Z","timestamp":1490069438000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654139","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}