{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:24:46Z","timestamp":1725672286125},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654145","type":"proceedings-article","created":{"date-parts":[[2010,12,10]],"date-time":"2010-12-10T22:29:13Z","timestamp":1292020153000},"page":"190-196","source":"Crossref","is-referenced-by-count":1,"title":["Hierarchical memory scheduling for multimedia MPSoCs"],"prefix":"10.1109","author":[{"given":"Ye-Jyun","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tay-Jyi","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiao-Wei","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naehyuck","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391585"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.1"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.34"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"key":"1","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"7","first-page":"245","article-title":"Effective management of dram bandwidth in multicore processors","author":"rafique","year":"2007","journal-title":"Proc PACT"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261239"},{"journal-title":"Platform Architect","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654145.pdf?arnumber=5654145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:10:44Z","timestamp":1490069444000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654145","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}