{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:48:01Z","timestamp":1729640881896,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654164","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T03:29:13Z","timestamp":1292038153000},"page":"256-263","source":"Crossref","is-referenced-by-count":0,"title":["Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations"],"prefix":"10.1109","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bill","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rohit Sunkam","family":"Ramanujam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"17","first-page":"95","article-title":"Buffer space optimization with communication synthesis and traffic shaping for NoCs","author":"manolache","year":"2006","journal-title":"Proc DATE"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1561\/1000000011"},{"journal-title":"Simics full system simulator","year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.77"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837384"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1323548.1323561"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.169"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727090"},{"key":"20","first-page":"2","article-title":"Networks on chip: A new paradigm for systems on chip design","author":"de micheli","year":"2002","journal-title":"Proc DATE"},{"key":"22","first-page":"333","article-title":"Vichar: A dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proc MICRO"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5245"},{"key":"26","first-page":"2","article-title":"Evaluation of the raw microprocessor: An exposed- wire-delay architecture for ILP and streams","author":"taylor","year":"2004","journal-title":"Proc ISCA"},{"key":"27","first-page":"46","article-title":"Buffer sizing for multimedia flows in packet-switching NoCs","volume":"3","author":"tedesco","year":"2008","journal-title":"Journal ICSE"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012731"},{"key":"3","article-title":"The parsec benchmark suite: Characterization and architectural implications","author":"bienia","year":"2008","journal-title":"Technical Report TR-811-08"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484848"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882474"},{"key":"1","article-title":"Garnet: A detailed interconnection network model inside a full-system simulation framework","author":"agarwal","year":"2008","journal-title":"Technical Report CE-P08-001"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"7","article-title":"And B, towles","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"year":"0","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"journal-title":"Integrated Multiprocessor Core","year":"2006","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269045"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01725-4","author":"enright-jerger","year":"2009","journal-title":"On-Chip Networks"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654164.pdf?arnumber=5654164","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,1]],"date-time":"2024-04-01T23:38:16Z","timestamp":1712014696000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654164\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654164","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}