{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:21:12Z","timestamp":1725697272706},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654169","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T03:29:13Z","timestamp":1292038153000},"page":"269-276","source":"Crossref","is-referenced-by-count":4,"title":["An energy and power-aware approach to high-level synthesis of asynchronous systems"],"prefix":"10.1109","author":[{"given":"John","family":"Hansen","sequence":"first","affiliation":[]},{"given":"Montek","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264997"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/92.988725"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/253052.253054"},{"journal-title":"Architectural-Level Synthesis of Asynchronous Systems","year":"1998","author":"bachman","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147059"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"2"},{"key":"1","article-title":"A fast branch-and-bound approach to highlevel synthesis of asynchronous systems","author":"hansen","year":"2010","journal-title":"Proc Int Symp on Asynchronous Circuits and Systems"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808566"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2006.99"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115384"},{"key":"5","first-page":"70","article-title":"High-level synthesis of asynchronous systems: Scheduling and process synchronization","author":"cortadella","year":"1993","journal-title":"Proc European Conference on Design Automation (EDAC)"},{"key":"4","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/37888.37918","article-title":"force-directed scheduling in automatic data path synthesis","author":"pauline","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.10"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654169.pdf?arnumber=5654169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:08:13Z","timestamp":1497892093000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654169","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}