{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:02:36Z","timestamp":1725429756776},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654179","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T03:29:13Z","timestamp":1292038153000},"page":"298-304","source":"Crossref","is-referenced-by-count":1,"title":["On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation"],"prefix":"10.1109","author":[{"given":"Xiaoji","family":"Ye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897317685"},{"key":"13","first-page":"595","article-title":"TETA: transistor-level engine for timing analysis","author":"dartu","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"journal-title":"Iterative Solution of Nonlinear Equations in Several Variables","year":"1970","author":"ortega","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837413"},{"journal-title":"Numerical Solutions of Initial-Value Problems in Differential-Algebraic Equations","year":"1989","author":"brenan","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630153"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681554"},{"key":"6","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/1391469.1391475","article-title":"parallelizing cad: a timely research agenda for eda","author":"catanzaro","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391531"},{"key":"4","first-page":"108","article-title":"An 8-core 64-thread 64b power-efficient SPARC SoC","author":"gajanan","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630124"},{"key":"8","article-title":"A. hierarchical multi-algorithm parallel circuit simulation framework","author":"ye","year":"2009","journal-title":"SRC Techcon"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654179.pdf?arnumber=5654179","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:08:10Z","timestamp":1497892090000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654179\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654179","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}