{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:06:00Z","timestamp":1730232360265,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654288","type":"proceedings-article","created":{"date-parts":[[2010,12,10]],"date-time":"2010-12-10T22:29:13Z","timestamp":1292020153000},"page":"107-111","source":"Crossref","is-referenced-by-count":2,"title":["Template-mask design methodology for double patterning technology"],"prefix":"10.1109","author":[{"given":"Chin-Hsiung","family":"Hsu","sequence":"first","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Sani Richard","family":"Nassif","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419807"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629930"},{"key":"11","volume":"6607","author":"sezginer","year":"2007","journal-title":"Double patterning technology Process-window analysis in a many-dimensional space"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687511"},{"key":"3","first-page":"784","article-title":"Matching-based algorithm for fpga channel segmentation design","volume":"20","author":"chang","year":"2001","journal-title":"IEEE TCAD"},{"key":"2","volume":"6521","author":"bailey","year":"2007","journal-title":"Double pattern eda solutions for 32nm hp and beyond"},{"year":"0","key":"1"},{"key":"10","volume":"6924","author":"rubinstein","year":"2008","journal-title":"Post-decomposition Assessment of Double Patterning Layouts"},{"key":"7","volume":"7488","author":"ghaida","year":"2009","journal-title":"Single-mask Double-patterning Lithography"},{"key":"6","article-title":"Double patterning lithography: The bridge between low k1 ArF and EUV","author":"finders","year":"2008","journal-title":"Microlithography World"},{"key":"5","first-page":"652109","volume":"6521","author":"drapeau","year":"2007","journal-title":"Double Patterning Design Split Implementation and Validation for the 32nm Node"},{"key":"4","first-page":"506","article-title":"Double patterning technology friendly detailed routing","author":"cho","year":"2008","journal-title":"Proceedings of ICCAD"},{"journal-title":"Routing in Physical Design Automation of VLSI Systems","year":"1988","author":"lorenzetti","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2010,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654288.pdf?arnumber=5654288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:34:17Z","timestamp":1490078057000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654288","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}