{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:59Z","timestamp":1774801919660,"version":"3.50.1"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,11]]},"DOI":"10.1109\/iccad.2010.5654309","type":"proceedings-article","created":{"date-parts":[[2010,12,11]],"date-time":"2010-12-11T03:29:13Z","timestamp":1292038153000},"page":"77-84","source":"Crossref","is-referenced-by-count":40,"title":["Aging analysis at gate and macro cell level"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Lorenz","sequence":"first","affiliation":[]},{"given":"Martin","family":"Barke","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5195975"},{"key":"22","article-title":"Aging model for timing analysis at register-transfer-level","author":"lorenz","year":"2010","journal-title":"ACM\/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"},{"key":"17","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1007\/978-3-540-74442-9_16","article-title":"A novel gate-level NBTI delay degradation model with stacking effect","volume":"4644","author":"luo","year":"2007","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364650"},{"key":"13","first-page":"73","article-title":"GLACIER: A hot carrier gate level circuit characterization and simulation system for VLSI design","author":"wu","year":"2000","journal-title":"Proc IEEE Int Symp Quality Electronic Design (ISQED)"},{"key":"14","first-page":"493","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"11","article-title":"Reliability simulation in integrated circuit design","year":"2003","journal-title":"White Paper"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488753"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"3","article-title":"Statistical timing: Where's the tofu?","author":"buck","year":"2009","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"20","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862751"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"7","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"6","first-page":"131","article-title":"45nm transistor reliability","volume":"12","author":"hicks","year":"2008","journal-title":"Intel Technology Journal"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.107"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917591"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146960"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173321"}],"event":{"name":"2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2010,11,7]]},"end":{"date-parts":[[2010,11,11]]}},"container-title":["2010 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5638200\/5648785\/05654309.pdf?arnumber=5654309","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T17:08:11Z","timestamp":1497892091000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5654309\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iccad.2010.5654309","relation":{},"subject":[],"published":{"date-parts":[[2010,11]]}}}