{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T20:06:06Z","timestamp":1730232366805,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iccad.2011.6105331","type":"proceedings-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T13:06:43Z","timestamp":1324559203000},"page":"231-234","source":"Crossref","is-referenced-by-count":1,"title":["Alternative design methodologies for the next generation logic switch"],"prefix":"10.1109","author":[{"given":"Davide","family":"Sacchetto","sequence":"first","affiliation":[]},{"given":"Michele","family":"De Marchi","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537146"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"18","first-page":"1","article-title":"Resistive programmable through silicon vias for reconfigurable 3d fabrics","volume":"pp","author":"sacchetto","year":"2011","journal-title":"Nanotechnology IEEE Transactions on"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090742"},{"key":"16","first-page":"65","author":"de marchi","year":"2010","journal-title":"Regular Fabric Design with Ambipolar Cntfets for Fpga and Structured Asic Applications"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996624"},{"key":"14","first-page":"194","author":"o'connor","year":"2007","journal-title":"Ultra-fine Grain Reconfigurability Using Cntfets"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.87.256805"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1063\/1.2361278"},{"key":"3","first-page":"11","article-title":"From gate-all-around to nanowire MOSFETs","volume":"1","author":"colinge","year":"2007","journal-title":"Proc CAS Int Semicond Conf"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.891268"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2009.03.129"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2004.1367820"},{"journal-title":"Three-dimensional Electronic Devices Fabricated on A Top-down Silicon Nanowire Platform","year":"2008","author":"moselund","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2009.5331516"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2008011"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346955"},{"year":"0","key":"9"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2005","author":"neil","key":"8"}],"event":{"name":"2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2011,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,11,10]]}},"container-title":["2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6095474\/6105287\/06105331.pdf?arnumber=6105331","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:14:36Z","timestamp":1490094876000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6105331\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccad.2011.6105331","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}