{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:20:53Z","timestamp":1778923253353,"version":"3.51.4"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iccad.2011.6105369","type":"proceedings-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T18:06:43Z","timestamp":1324577203000},"page":"463-470","source":"Crossref","is-referenced-by-count":22,"title":["Device-architecture co-optimization of STT-RAM based memory for low power embedded systems"],"prefix":"10.1109","author":[{"given":"Cong","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimin","family":"Niu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaochun","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung H.","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matt","family":"Nowak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"57","article-title":"45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverseconnection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"Proceedings of International Electron Devices Meeting"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035509"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041476"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457154"},{"key":"14","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"Proc Design Automation and Test in Europe"},{"key":"11","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.71.024411"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1063\/1.2139849"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1063\/1.2717556"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"26","first-page":"28","article-title":"A 78nm 6F2 DRAM technology for multigigabit densities","author":"fishburn","year":"2004","journal-title":"Proc Symp VLSI Technol"},{"key":"27","first-page":"200","article-title":"A 4Mb embedded SLC resistive-RAM macro with 7.2ns read-write random-access time and 160ns MLC-access capability","author":"s","year":"2011","journal-title":"Proceedings of the IEEE International Solid-State Circuits Conference"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375670"},{"key":"29","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"IEEE 4th Annual Workshop on Workload Characterization"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"10","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1 Technical Report"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1063\/1.3358242"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1063\/1.3567780"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1063\/1.2198797"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873205"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2006.878861"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796680"}],"event":{"name":"2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2011,11,7]]},"end":{"date-parts":[[2011,11,10]]}},"container-title":["2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6095474\/6105287\/06105369.pdf?arnumber=6105369","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T11:43:26Z","timestamp":1497959006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6105369\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccad.2011.6105369","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}