{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:48:08Z","timestamp":1764841688984},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iccad.2011.6105396","type":"proceedings-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T13:06:43Z","timestamp":1324559203000},"page":"632-639","source":"Crossref","is-referenced-by-count":15,"title":["Multilevel tree fusion for robust clock networks"],"prefix":"10.1109","author":[{"given":"Dong-Jin","family":"Lee","sequence":"first","affiliation":[]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123038"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055150"},{"key":"15","first-page":"467","article-title":"A dual-MST approach for clock network synthesis","author":"lu","year":"0","journal-title":"ASPDAC'11"},{"key":"16","first-page":"18","article-title":"Reducing clock skew variability via cross links","author":"rajaram","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1960397.1960407"},{"key":"14","first-page":"389","article-title":"Minimizing clock latency range in robust clock tree synthesis","author":"liu","year":"0","journal-title":"ASPDAC'11"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653738"},{"key":"12","first-page":"1468","article-title":"Contango: Integrated optimization of SoC clock networks","author":"lee","year":"0","journal-title":"date 20th"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653754"},{"key":"20","first-page":"395","article-title":"Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization","author":"shih","year":"0","journal-title":"ASPDAC'11"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514965"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735058"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233616"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560135"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653732"},{"key":"27","article-title":"Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding","author":"ye","year":"0","journal-title":"ICCAD'07"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.33"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270316"},{"key":"2","first-page":"118","article-title":"A symmetric clock distribution tree and optimized high-speed interconnects for reduced clock skew in ULSI and WSI circuits","author":"bakoglu","year":"0","journal-title":"ICCD'86"},{"key":"10","doi-asserted-by":"crossref","first-page":"322","DOI":"10.1145\/127601.127688","article-title":"High-performance clock routing based on recursive geometric matching","author":"kahng","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"journal-title":"Handbook of Algorithms for Physical Design Automation","year":"2009","author":"alpert","key":"1"},{"key":"7","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/157485.165066","article-title":"a clustering-based optimization algorithm in zero-skew routings","author":"edahiro","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.238608"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653737"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560197"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114920"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.806806"}],"event":{"name":"2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2011,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,11,10]]}},"container-title":["2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6095474\/6105287\/06105396.pdf?arnumber=6105396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T07:43:29Z","timestamp":1497944609000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6105396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccad.2011.6105396","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}