{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:30:11Z","timestamp":1773246611883,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iccad.2011.6105404","type":"proceedings-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T13:06:43Z","timestamp":1324559203000},"page":"687-693","source":"Crossref","is-referenced-by-count":25,"title":["Accelerating RTL simulation with GPUs"],"prefix":"10.1109","author":[{"given":"Hao","family":"Qian","sequence":"first","affiliation":[]},{"given":"Yangdong","family":"Deng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","year":"0","journal-title":"Graphics M ModelSim ASIC and FPGA Design"},{"key":"22","year":"0"},{"key":"17","author":"kernighan","year":"1988","journal-title":"The C Programming Language"},{"key":"23","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1145\/1391469.1391679","article-title":"towards acceleration of fault simulation using graphics processing units","author":"gulati","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/6462.6485"},{"key":"24","year":"0","journal-title":"OSCI SystemC"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1016\/0376-5075(79)90009-6"},{"key":"16","author":"bryant","year":"1977","journal-title":"Simulation of Packet Communications Architec-ture Computer System"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.137501"},{"key":"14","author":"mattson","year":"2004","journal-title":"Patterns for Parallel Programming"},{"key":"11","year":"2001","journal-title":"The IEEE Verilog 1364-2001 Standard"},{"key":"12","year":"1988","journal-title":"Language Reference Manual"},{"key":"21","year":"2009"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1117\/12.131460"},{"key":"20","year":"2009"},{"key":"2","year":"2010","journal-title":"NVIDIA's Next Generation CUDATM Compute Architecture Fermi?"},{"key":"1","author":"rashinkar","year":"2000","journal-title":"System-ona- Chip Verification Methodology and Techniques"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419903"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090871"},{"key":"6","author":"munshi","year":"2010","journal-title":"The OpenCL Specification Version 1 1"},{"key":"5","year":"2011","journal-title":"Programming Guide 4 0"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917718"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837467"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"}],"event":{"name":"2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2011,11,7]]},"end":{"date-parts":[[2011,11,10]]}},"container-title":["2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6095474\/6105287\/06105404.pdf?arnumber=6105404","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T07:43:31Z","timestamp":1497944611000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6105404\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccad.2011.6105404","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}