{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:24:38Z","timestamp":1725413078326},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/iccad.2011.6105410","type":"proceedings-article","created":{"date-parts":[[2011,12,22]],"date-time":"2011-12-22T18:06:43Z","timestamp":1324577203000},"page":"732-735","source":"Crossref","is-referenced-by-count":0,"title":["Improving dual V<inf>t<\/inf> technology by simultaneous gate sizing and mechanical stress optimization"],"prefix":"10.1109","author":[{"given":"Junjun","family":"Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012674"},{"key":"2","first-page":"413","article-title":"Power minimization by simultaneous dual-Vth assignment and gate-sizing","author":"wei","year":"2000","journal-title":"proc of CICC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022217"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781356"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035575"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"5","first-page":"704","article-title":"Discrete Vt assignment and gate sizing using a selfsnapping continuous formulation","author":"shah","year":"2005","journal-title":"Proc of ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.7.1142"},{"key":"8","doi-asserted-by":"crossref","first-page":"1241","DOI":"10.1109\/TCAD.2008.923083","article-title":"Chip optimization through STI-stress-aware placement perturbations and all insertion","author":"kahng","year":"2008","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042893"}],"event":{"name":"2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2011,11,7]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2011,11,10]]}},"container-title":["2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6095474\/6105287\/06105410.pdf?arnumber=6105410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T11:43:30Z","timestamp":1497959010000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6105410\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/iccad.2011.6105410","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}