{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:52:20Z","timestamp":1725551540489},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/iccad.2013.6691137","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:22:41Z","timestamp":1394212961000},"page":"311-317","source":"Crossref","is-referenced-by-count":1,"title":["Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms"],"prefix":"10.1109","author":[{"given":"Debapriya","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"Biruk","family":"Mammo","sequence":"additional","affiliation":[]},{"given":"Doowon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Raviv","family":"Gal","sequence":"additional","affiliation":[]},{"given":"Ronny","family":"Morad","sequence":"additional","affiliation":[]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[]},{"given":"Avi","family":"Ziv","sequence":"additional","affiliation":[]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ChipScope Pro","year":"2006","key":"17"},{"key":"15","article-title":"Building transactionbased acceleration regression environment using plan-driven verification approach","author":"shabtay","year":"2007","journal-title":"Design and Verification Conference and Exhibition"},{"journal-title":"Comprehensive Functional Verification","year":"2005","author":"wile","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364405"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030595"},{"key":"11","article-title":"Communicationefficient hardware acceleration for fast functional simulation","author":"kim","year":"2004","journal-title":"Proc DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176449"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"1","article-title":"FoCs: Automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2000","journal-title":"Proc CAV"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.101"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228531"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297670"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.66"},{"key":"4","article-title":"Adding debug enhancements to assertion checkers for hardware emulation and silicon debug","author":"boule","year":"2006","journal-title":"Proc ICCD"},{"key":"9","article-title":"A case study of time-multiplexed assertion checking for post-silicon debugging","author":"gao","year":"2010","journal-title":"Proc HLDVT"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"}],"event":{"name":"2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2013,11,18]]},"location":"San Jose, CA","end":{"date-parts":[[2013,11,21]]}},"container-title":["2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6679730\/6691081\/06691137.pdf?arnumber=6691137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T21:22:19Z","timestamp":1490217739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6691137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccad.2013.6691137","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}