{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:40Z","timestamp":1747868740090},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/iccad.2013.6691152","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T22:22:41Z","timestamp":1394230961000},"page":"421-428","source":"Crossref","is-referenced-by-count":21,"title":["A disturb-alleviation scheme for 3D flash memory"],"prefix":"10.1109","author":[{"given":"Yu-Ming","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiang-Pang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Highly scalable nand flash memory with robust immunity to program disturbance using symmetric inversion-type source and drain structure","author":"lee","year":"0","journal-title":"VLSI'08"},{"key":"17","article-title":"A space-efficient flash translation layer for compactflash systems","author":"kim","year":"0","journal-title":"TCE'02"},{"key":"18","article-title":"Multi-layered vertical gate nand flash overcoming stacking limit for terabit density storage","author":"kim","year":"0","journal-title":"VLSIT '09"},{"key":"33","article-title":"Novel 3-dimensional dual control-gate with surrounding floating-gate (dc-sf) nand flash cell for 1tb file storage application","author":"whang","year":"0","journal-title":"IEDM'10"},{"key":"15","article-title":"Pipe-shaped bics flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices","author":"katsumata","year":"0","journal-title":"VLSIT '09"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233624"},{"key":"16","article-title":"Novel vertical-stacked-arraytransistor (vsat) for ultra-high-density and cost-effective nand flash memory devices and ssd (solid state drive)","author":"kim","year":"0","journal-title":"VLSIT '09"},{"key":"13","article-title":"A highly scalable vertical gate (vg) 3d nand flash with robust program disturb immunity using a novel pn diode decoding structure","author":"hung","year":"0","journal-title":"VLSI'11"},{"key":"14","article-title":"Vertical cell array using tcat (terabit cell array transistor) technology for ultra high density nand flash memory","author":"jang","year":"0","journal-title":"VLSIT '09"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228518"},{"key":"21","article-title":"Fast: An efficient flash translation layer for flash memory","author":"lee","year":"0","journal-title":"EUC Workshops'06"},{"key":"20","article-title":"Last: Locality-aware sector translation for nand flash memory-based storage systems","author":"lee","year":"0","journal-title":"SIGOPS'08"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.08.007"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556199"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2012.6243320"},{"key":"27","article-title":"Inherent issues and challenges of program disturbance of 3d nand flash cell","author":"shim","year":"0","journal-title":"IMW '12"},{"key":"28","article-title":"Non-volatile memory technologies for beyond 2010","author":"shin","year":"0","journal-title":"VLSI '05"},{"journal-title":"Flash Memory Card with Block Memory Address Arrangement","year":"0","author":"shinohara","key":"29"},{"key":"3","article-title":"Memory architecture of 3d vertical gate (3dvg) nand flash using plural island-gate ssl decoding method and study of it's program inhibit characteristics","author":"chang","year":"0","journal-title":"IMW '12"},{"key":"2","first-page":"221","author":"ban","year":"2004","journal-title":"Wear Leveling of Static Areas in Flash Memory"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"journal-title":"Flash File System","first-page":"448","year":"0","key":"1"},{"year":"0","key":"30"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242476"},{"key":"6","article-title":"Error correction for multi-level nand flash memory using reed-solomon codes","author":"chen","year":"0","journal-title":"SiPS'08"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176694"},{"key":"5","article-title":"Endurance enhancement of flash-memory storage, systems: An efficient static wear leveling design","author":"chang","year":"0","journal-title":"DAC'07"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"4","article-title":"An adaptive striping architecture for flash memory storage systems of embedded systems","author":"chang","year":"0","journal-title":"RTAS'02"},{"key":"9","article-title":"On the use of soft-decision errorcorrection codes in nand flash memory","author":"dong","year":"0","journal-title":"TCSI'11"},{"key":"8","article-title":"Kast: K-associative sector translation for nand flash memory in real-time systems","author":"cho","year":"0","journal-title":"DATE'09"}],"event":{"name":"2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2013,11,18]]},"location":"San Jose, CA","end":{"date-parts":[[2013,11,21]]}},"container-title":["2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6679730\/6691081\/06691152.pdf?arnumber=6691152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:05:03Z","timestamp":1490231103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6691152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/iccad.2013.6691152","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}