{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T00:11:29Z","timestamp":1755216689282,"version":"3.43.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/iccad.2013.6691199","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T17:22:41Z","timestamp":1394212961000},"page":"755-762","source":"Crossref","is-referenced-by-count":2,"title":["ISOMER: Integrated selection, partitioning, and placement methodology for reconfigurable architectures"],"prefix":"10.1109","author":[{"given":"Rana Muhammad","family":"Bilal","sequence":"first","affiliation":[{"name":"National University of Sciences and Technology, Islamabad, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rehan","family":"Hafiz","sequence":"additional","affiliation":[{"name":"National University of Sciences and Technology, Islamabad, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Chair for Embedded Systems, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saad","family":"Shoaib","sequence":"additional","affiliation":[{"name":"National University of Sciences and Technology, Islamabad, Pakistan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asim","family":"Munawar","sequence":"additional","affiliation":[{"name":"IBM Research Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology (KIT), Chair for Embedded Systems, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1857927.1857936"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378246"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.4304\/jcp.8.1.61-68"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044902"},{"key":"13","article-title":"RISPP: Rotating instruction set processing platform","author":"bauer","year":"2007","journal-title":"IEEE DAC"},{"key":"14","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1145\/1391469.1391486","article-title":"run-time instruction set selection in a transmutable embedded processor","author":"bauer","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279484"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090906"},{"key":"21","first-page":"234","article-title":"Exploiting application dataparallelism on dynamically reconfigurable architectures: Placement and architectural considerations","volume":"17","author":"banerjee","year":"2009","journal-title":"TVLSI"},{"key":"20","article-title":"Efficient mapping of task graphs onto reconfigurable hardware using architectural variants","author":"huang","year":"2011","journal-title":"IEEE Transactions on Computers"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687411"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653636"},{"key":"24","article-title":"Efficient instruction encoding for automatic instruction set design of configurable ASIPs","author":"lee","year":"2002","journal-title":"IEEE ICCAD"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681456"},{"key":"26","first-page":"341","article-title":"Fast, nearly-optimal ISE identification with I\/O serialisation through maximal clique enumeration","volume":"29","author":"verma","year":"2010","journal-title":"IEEE TCAD"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ICAL.2007.4339111"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSE.2006.365137"},{"key":"29","article-title":"A computation & communication infrastructure for modular special instructions in a dynamically reconfigurable processor","author":"bauer","year":"2008","journal-title":"FPL"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"journal-title":"Introduction to the Altera Nios\ufffd II Soft Processor","year":"0","author":"altera","key":"2"},{"key":"10","article-title":"A hardware-software partitioning and scheduling algorithm for dynamically reconfigurable embedded systems","author":"mei","year":"2000","journal-title":"11th ProRISC Workshop"},{"year":"0","key":"1"},{"key":"30","first-page":"45","article-title":"Hardwired networks on chip in FPGAs to unify functional and configuration interconnects","author":"goossens","year":"2008","journal-title":"Proceedings - Second IEEE International Symposium on Networks-on-Chip NOCS 2008"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9035-x"},{"year":"2002","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.2006.49"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6505-7"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6100-4"},{"year":"0","key":"9"},{"key":"8","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"event":{"name":"2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2013,11,18]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2013,11,21]]}},"container-title":["2013 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6679730\/6691081\/06691199.pdf?arnumber=6691199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,4]],"date-time":"2025-08-04T18:35:05Z","timestamp":1754332505000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6691199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iccad.2013.6691199","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}