{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:18Z","timestamp":1747867578976},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/iccad.2014.7001329","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T20:11:15Z","timestamp":1421179875000},"page":"55-62","source":"Crossref","is-referenced-by-count":13,"title":["Architecting 3D vertical resistive memory for next-generation storage systems"],"prefix":"10.1109","author":[{"given":"Cong","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pai-Yu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimin","family":"Niu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"260","article-title":"A 0.13 um 64mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"0","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941484"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742992"},{"key":"ref14","first-page":"10.4.1","article-title":"3d vertical taox\/tio2 rram with over 103 self-rectifying ratio and sub-ua operating current","author":"hsu","year":"2013","journal-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref15","first-page":"10.5.1","article-title":"Nanoscale (10nm) 3d vertical reram and nbo2 threshold selector with tin electrode","author":"cha","year":"2013","journal-title":"Proceedings of the IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref16","article-title":"3d vertical rram - scaling limit analysis and demonstration of 3d array operation","author":"yu","year":"2013","journal-title":"Symposium on VLSI Technology (VLSIT)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2062187"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"key":"ref19","first-page":"192","article-title":"Vertical cell array using tcat (terabit cell array transistor) technology for ultra high density nand flash memory","author":"jang","year":"2009","journal-title":"Symposium on VLSI Technology"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"journal-title":"Storage Performance Council vol Tech Report no Rev 1 0 1","article-title":"SPC TRACE FILE FORMAT SPECIFICATION","year":"2002","key":"ref28"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"year":"0","key":"ref27","article-title":"IC cost model revision 1202a"},{"key":"ref6","first-page":"210","article-title":"A 130.7mm2 2-layer 32gb reram memory device in 24nm technology","author":"yi liu","year":"0","journal-title":"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref8","first-page":"153","article-title":"Multi-layer sidewall wox resistive memory suitable for 3d reram","author":"chien","year":"2012","journal-title":"Proc VLSI Technol (VLSIT) Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131654"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref1","first-page":"12.7.1","article-title":"Fully integrated 54nm stt-ram with the smallest bit cell dimension for high density memory application","author":"chung","year":"2010","journal-title":"Proceedings of IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479083"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465004"},{"key":"ref21","first-page":"57","article-title":"Design tradeoffs for ssd performance","author":"agrawal","year":"2008","journal-title":"USENIX 2008 Annual Technical Conference on Annual Technical Conference"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177079"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746284"}],"event":{"name":"2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2014,11,2]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2014,11,6]]}},"container-title":["2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6991350\/7001313\/07001329.pdf?arnumber=7001329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T06:19:35Z","timestamp":1490336375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7001329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccad.2014.7001329","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}