{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T22:42:38Z","timestamp":1776465758168,"version":"3.51.2"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/iccad.2014.7001342","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T15:11:15Z","timestamp":1421161875000},"page":"124-131","source":"Crossref","is-referenced-by-count":7,"title":["Sub-20 nm design technology co-optimization for standard cell logic"],"prefix":"10.1109","author":[{"given":"Kaushik","family":"Vaidyanathan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Liebmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrzej","family":"Strojwas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larry","family":"Pileggi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Exploiting challenges of sub-20 nm CMOS for affordable technology scaling","author":"vaidyanathan","year":"2014"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.881645"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1117\/12.852230"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/12.916290"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1117\/12.879643"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1117\/2.1201303.004743"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1117\/12.2014374"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565871"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.13.3.031309"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1117\/12.814701","article-title":"Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond","author":"liebmann","year":"2009","journal-title":"Proc SPIE"},{"key":"ref3","article-title":"Keeping Moore's Law Alive - an IDM perspective","author":"iyer","year":"2012","journal-title":"GSA Summit"},{"key":"ref6","article-title":"Design Technology Co-Optimization in Technology Definition for 22nm and Beyond","author":"northrop","year":"2011","journal-title":"Symposium on VLSI Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1117\/12.916104"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560530"},{"key":"ref7","article-title":"Regular Design Fabrics for Low Cost Scaling of Integrated Circuits","author":"jhaveri","year":"2009"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024833"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2105692"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514946"}],"event":{"name":"2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2014,11,2]]},"end":{"date-parts":[[2014,11,6]]}},"container-title":["2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6991350\/7001313\/07001342.pdf?arnumber=7001342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T23:34:26Z","timestamp":1498174466000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7001342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iccad.2014.7001342","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}