{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:35:03Z","timestamp":1781886903724,"version":"3.54.5"},"reference-count":79,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/iccad.2014.7001346","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T20:11:15Z","timestamp":1421179875000},"page":"155-161","source":"Crossref","is-referenced-by-count":64,"title":["Cryptoraptor: High throughput reconfigurable cryptographic processor"],"prefix":"10.1109","author":[{"given":"Gokhan","family":"Sayilar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Derek","family":"Chiou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2234891"},{"key":"ref72","year":"2013","journal-title":"VIA C7 Processors"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_35"},{"key":"ref70","first-page":"132","article-title":"A parallel architecture for secure FPGA symmetric encrvntion","author":"swankoski","year":"2004","journal-title":"IPDPS'04"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379256"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272349"},{"key":"ref74","first-page":"1","author":"wash","year":"2001","journal-title":"Lecture Notes on Stream Ciphers and RC4"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2010.034541"},{"key":"ref75","first-page":"5","article-title":"Fast encryption and authentication in a single cryptographic primitive","volume":"27","author":"whiting","year":"2005","journal-title":"eCryptfs"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/611847.611848"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2004.12.001"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832943"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCITechn.2011.6164810"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.1"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292360"},{"key":"ref30","first-page":"91","article-title":"Zodiac: System architecture implementation for a high-performance network security processor","author":"haixin","year":"2008","journal-title":"ASAP '08"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2006.302814"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.15803\/ijnc.2.1_131","article-title":"Acceleration of AES encryption on CUDA GPU","volume":"2","author":"iwai","year":"2012","journal-title":"International Journal of Networking and Computing"},{"key":"ref35","year":"2013","journal-title":"IP cores Inc AES-GCM MACsec (IEEE 802 1AE) and FC-SP Cores GCM1\/GCM2\/GCM3"},{"key":"ref34","year":"0","journal-title":"IBM 4765 PCle Crvmozraohic Coprocessor"},{"key":"ref60","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1007\/3-540-60590-8_7","article-title":"The RC5 encryption algorithm","author":"rivest","year":"1995","journal-title":"Fast Software Encryption"},{"key":"ref62","first-page":"360","article-title":"Design and implementation of extended version of AES algorithm with DSP units","volume":"2?6","author":"sagar","year":"2013","journal-title":"IJEAT'13"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2007.4437462"},{"key":"ref63","first-page":"1","article-title":"A high-throughput ASIC implementation of configurable advanced encryption standard (AES) processor","author":"saravanan","year":"2011","journal-title":"IJCA Special Issue on Network Security and Cryptography NSC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.143"},{"key":"ref64","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1007\/3-540-58108-1_24","article-title":"Description of a new variable-length. key, 64-bit block cipher (blowfish)","author":"schneier","year":"1994","journal-title":"Fast Software Encryption"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_21"},{"key":"ref65","article-title":"Twofish: A 128-bit block cipher","volume":"15","author":"schneier","year":"1998","journal-title":"NIST AES Proposal"},{"key":"ref66","first-page":"138","article-title":"Bit permutation instructions for accelerating software cryptography","author":"shi","year":"2000","journal-title":"ASAP '00"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1115\/1.802977.paper114"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref69","first-page":"1","article-title":"Dynamic high-performance multi-mode architectures for AES encrvntion","author":"swankoski","year":"2005","journal-title":"MAPLD'05"},{"key":"ref2","first-page":"1997","author":"adams","year":"0","journal-title":"The CAST-128 encryption algorithm"},{"key":"ref1","first-page":"46","year":"1977","journal-title":"FIPS Pub 46"},{"key":"ref20","article-title":"180-2: -Secure Hash Standard (SHS)","year":"2001"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.76"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.49"},{"key":"ref24","article-title":"T4: a highly threaded server-on-a-chip with native support for heterogeneous computing","author":"golla","year":"2011","journal-title":"Slides of a talk given at Hot Chips A Svmnosium on High Performance Chins"},{"key":"ref23","first-page":"571","article-title":"Comparison of the hardware architectures and FPGA implementations of stream cinhers","author":"galanis","year":"2004","journal-title":"TCRCS'04"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ifs:20060059"},{"key":"ref25","first-page":"427","article-title":"AES on FPGA from the fastest to the smallest","volume":"3659","author":"good","year":"2005","journal-title":"CHES '05"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106754"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref59","author":"rivest","year":"1992","journal-title":"The MD4 Message-Digest Algorithm RFC 1320"},{"key":"ref58","author":"rivest","year":"1992","journal-title":"RFC 1321 The MD5 Message-Digest Algorithm"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IEEC.2009.120"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329329"},{"key":"ref55","first-page":"94","author":"pieprzyk","year":"1993","journal-title":"Soviet encryption algorithm"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339611"},{"key":"ref53","doi-asserted-by":"crossref","first-page":"251","DOI":"10.15803\/ijnc.2.2_251","article-title":"High-performance symmetric block ciphers on multicore CPU and GPUs","volume":"2","author":"nishikawa","year":"2012","journal-title":"IJNC'12"},{"key":"ref52","volume":"197","year":"2001","journal-title":"Advanced Encryption Standard (AES)"},{"key":"ref10","author":"brown","year":"0","journal-title":"The IBM Power Edge of Network™ Processor"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24714-2_15"},{"key":"ref40","article-title":"On the design and security of block ciphers","author":"lai","year":"1992","journal-title":"ETH Series in Information Processing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379238"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000450"},{"key":"ref14","first-page":"295","article-title":"Efficient architecture and implementations of AES","volume":"6","author":"chen","year":"2010","journal-title":"ICACTE'10"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.17487\/rfc3174"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AINAW.2007.182"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.51"},{"key":"ref18","year":"0","journal-title":"eSi-8110 product brief"},{"key":"ref19","first-page":"353","article-title":"Implementations of high throughput sequential and fully pipelined AES processors on FPGA","author":"fan","year":"2007","journal-title":"ISPACS' 07"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2011.06.003"},{"key":"ref3","author":"akdemir","year":"2010","journal-title":"Breakthrough AES Performance with Intel AES New Instructions"},{"key":"ref6","author":"aoki","year":"2000","journal-title":"Specifications of Camellia - A 128-bit Block Cipher"},{"key":"ref5","year":"0","journal-title":"CS5210–40 high performance AES encryption cores"},{"key":"ref8","first-page":"3","article-title":"Cryptanalysis of the full AES using GPU-like special-purpose hardware","volume":"114","author":"biryukov","year":"2012","journal-title":"Fundam Inf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.62"},{"key":"ref49","year":"0","journal-title":"AES ultra fast IP core for Xilinx FPGAs"},{"key":"ref9","first-page":"501","article-title":"Fast implementations of AES on various platforms","author":"bos","year":"2009","journal-title":"SPEED-CC 09"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108131"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.251"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030574"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0052334"},{"key":"ref42","article-title":"The SEED encryption algorithm","author":"lee","year":"2005","journal-title":"SEED"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521153"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/40.977759"}],"event":{"name":"2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2014,11,2]]},"end":{"date-parts":[[2014,11,6]]}},"container-title":["2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6991350\/7001313\/07001346.pdf?arnumber=7001346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,19]],"date-time":"2019-08-19T17:07:49Z","timestamp":1566234469000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7001346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":79,"URL":"https:\/\/doi.org\/10.1109\/iccad.2014.7001346","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}