{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T01:47:19Z","timestamp":1783216039873,"version":"3.54.6"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/iccad.2014.7001367","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T20:11:15Z","timestamp":1421179875000},"page":"301-308","source":"Crossref","is-referenced-by-count":17,"title":["Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing"],"prefix":"10.1109","author":[{"given":"Ping","family":"Chi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiangyu","family":"Dong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"ref10","article-title":"Novel highly scalable multi-level cell for STT-MRAM with stacked perpendicular MTJs","author":"aoki","year":"2013","journal-title":"Symposium on VLSI Technology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691153"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105369"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref14","article-title":"Local checkpointing using a multi-level cell","author":"yoon","year":"2013","journal-title":"Patent"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548848"},{"key":"ref17","article-title":"Revive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors","author":"prvulovic","year":"2002","journal-title":"ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/71.730527"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.543705"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"Computer Architecture News"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.152"},{"key":"ref27","article-title":"Processor caches built using multi-level spin-transfer torque RAM cells","author":"chen","year":"2011","journal-title":"ISLPED"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1970386.1970387"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654117"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2007.4367962"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.69"},{"key":"ref7","article-title":"De-sign, modeling, and evaluation of a scalable multi-level checkpointing system","author":"moody","year":"2010","journal-title":"SC"},{"key":"ref2","article-title":"Exascale software study: software challenges in extreme scale systems","author":"amarasinghe","year":"2009"},{"key":"ref9","article-title":"Improving phase change memory (PCM) and spin-torque-transfer magnetic-RAM (STT-MRAM) as next-generation memories: a circuit perspective","author":"zhao","year":"2013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.142678"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RELDIS.1992.235144"},{"key":"ref21","article-title":"Evaluation of checkpoint mechanisms for massively parallel machines","author":"chiueh","year":"1996","journal-title":"FTCS"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1551609.1551619"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199902)29:2<125::AID-SPE224>3.0.CO;2-7"},{"key":"ref26","article-title":"International technology roadmap for semiconductors (ITRS) 2008 update","year":"2008"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.3049617"}],"event":{"name":"2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2014,11,2]]},"end":{"date-parts":[[2014,11,6]]}},"container-title":["2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6991350\/7001313\/07001367.pdf?arnumber=7001367","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T03:34:29Z","timestamp":1498188869000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7001367\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/iccad.2014.7001367","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}