{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:18Z","timestamp":1747867578608},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/iccad.2014.7001421","type":"proceedings-article","created":{"date-parts":[[2015,1,13]],"date-time":"2015-01-13T15:11:15Z","timestamp":1421161875000},"source":"Crossref","is-referenced-by-count":20,"title":["Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs"],"prefix":"10.1109","author":[{"given":"Yu-Chen","family":"Chen","sequence":"first","affiliation":[]},{"given":"Sheng-Yen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351571"},{"key":"ref32","first-page":"555","article-title":"QPF: efficient quadratic placement for FPGAs","author":"xu","year":"2005","journal-title":"Proc of FPL"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.02.001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829817"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228498"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378532"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275756"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"ref14","first-page":"460","article-title":"Architecture-aware FPGA placement using metric embedding","author":"gopalakrishnan","year":"2006","journal-title":"Proc of DAC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"ref16","author":"hill","year":"2002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024875"},{"key":"ref18","first-page":"80","article-title":"Routability-driven analytical placement for mixed-size circuit designs","author":"hsu","year":"2010","journal-title":"Proc of ICCAD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024908"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"ref5","first-page":"213","article-title":"VPR: a new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc of FPL"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"ref2","year":"0","journal-title":"Xilinx Inc"},{"key":"ref9","first-page":"690","article-title":"RISA: accurate and efficient placement routability modeling","author":"cheng","year":"1994","journal-title":"Proc of ICCAD"},{"key":"ref1","year":"0","journal-title":"Altera Corp"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488746"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref24","first-page":"4","article-title":"Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation","author":"marrakchi","year":"2005","journal-title":"Proceedings of ReConFig"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"ref26","author":"naylor","year":"2001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"}],"event":{"name":"2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"San Jose, CA, USA","start":{"date-parts":[[2014,11,2]]},"end":{"date-parts":[[2014,11,6]]}},"container-title":["2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6991350\/7001313\/07001421.pdf?arnumber=7001421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T01:11:49Z","timestamp":1490317909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7001421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/iccad.2014.7001421","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}