{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:18:01Z","timestamp":1763468281329,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372588","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T17:15:52Z","timestamp":1452186952000},"page":"331-336","source":"Crossref","is-referenced-by-count":3,"title":["CAMs as synchronizing caches for multithreaded irregular applications on FPGAs"],"prefix":"10.1109","author":[{"given":"Skyler","family":"Windh","sequence":"first","affiliation":[]},{"given":"Prerna","family":"Budhkar","sequence":"additional","affiliation":[]},{"given":"Walid A.","family":"Najjar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681757"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77220-0_21"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70811"},{"key":"ref12","article-title":"Hybrid Breadth First Search Implementation for Hybrid-Core Computers}","author":"wadleigh","year":"2012","journal-title":"High Performance Computing Networking Storage and Analysis (SCC) 2012 SC Companion"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.30"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.135"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1145\/2038037.1941590","article-title":"Accelerating CUDA Graph Algorithms at Maximum Warp","volume":"46","author":"hong","year":"2011","journal-title":"SIGPLAN Notes"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2370036.2145855"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600227"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.46"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPCN.2014.062725"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2370036.2145855"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SC.1998.10049"},{"journal-title":"Using Multithreaded Techniques to Mask Memory Latency on FPGA Accelerators","year":"2015","author":"halstead","key":"ref6"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/2370036.2145832","article-title":"Scalable GPU Graph Traversal","volume":"47","author":"merrill","year":"2012","journal-title":"SIGPLAN Notes"},{"key":"ref5","article-title":"FPGA-based Multithreading for In-Memory Hash Joins","author":"halstead","year":"2015","journal-title":"Conference on Innovative Data Systems Research"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.39"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2013.6691650"},{"key":"ref2","article-title":"T4: A Highly Threaded Server-on-a-Chip with Native Support for Heterogeneous Computing","author":"jordan","year":"2011","journal-title":"Hot Chips"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/77726.255132"},{"article-title":"Searching for a Parent Instead of Fighting Over Children: A Fast Breadth-First Search Implementation for Graph500","year":"2011","author":"beamer","key":"ref20"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/2370036.2145832","article-title":"Scalable GPU Graph Traversal","volume":"47","author":"merrill","year":"2012","journal-title":"SIGPLAN"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1145\/2038037.1941590","article-title":"Accelerating CUDA Graph Algorithms at Maximum Warp","volume":"46","author":"hong","year":"2011","journal-title":"SIGPLAN"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2629471"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.159"},{"journal-title":"i 2 Xilinx","article-title":"Parameterizable Content-Addressable Memory”, Xilinx, Inc","year":"2011","key":"ref26"},{"journal-title":"tinkerpop","article-title":"Property Graph Model. tinkerpop\/blueprints Wiki. GitHub","year":"2015","key":"ref25"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2015,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372588.pdf?arnumber=7372588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T04:10:32Z","timestamp":1567483832000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7372588\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372588","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}