{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:24:09Z","timestamp":1765959849179},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372608","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T22:15:52Z","timestamp":1452204952000},"source":"Crossref","is-referenced-by-count":10,"title":["On relaxing page program disturbance over 3D MLC flash memory"],"prefix":"10.1109","author":[{"given":"Yu-Ming","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Chang","family":"Hsieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsiang-Pang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref11","author":"grupp","year":"0","journal-title":"Characterizing Flash Memory Anomalies Observations and Applications"},{"key":"ref12","article-title":"A highly scalable vertical gate (vg) 3d nand flash with robust program disturb immunity using a novel pn diode decoding structure","author":"hung","year":"0","journal-title":"VLSIT’ 11"},{"key":"ref13","article-title":"Vertical cell array using tcat(terabit cell array transistor) technology for ultra high density nand flash memory","author":"jang","year":"0","journal-title":"VLSIT '09"},{"key":"ref14","article-title":"Pipe-shaped bics flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices","author":"katsumata","year":"0","journal-title":"VLSIT"},{"key":"ref15","article-title":"Novel vertical-stacked-array-transistor (vsat) for ultra-high-density and cost-effective nand flash memory devices and ssd (solid state drive)","author":"kim","year":"0","journal-title":"VLSIT"},{"key":"ref16","article-title":"Multi-layered vertical gate nand flash overcoming stacking limit for terabit density storage","author":"kim","year":"0","journal-title":"VLSIT"},{"key":"ref17","article-title":"A 32gb mlc nand-flash memory with vth-endurance-enhancing schemes in 32nm cmos","author":"lee","year":"0","journal-title":"ISSCC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2008.08.007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref4","author":"chang","year":"0","journal-title":"Endurance enhancement of flash-memory storage systems An efficient static wear leveling design"},{"key":"ref27","article-title":"A 3.3v 32 mb nand flash memory with incremental step pulse programming scheme","author":"suh","year":"0","journal-title":"JSSC"},{"key":"ref3","article-title":"An adaptive striping architecture for flash memory storage systems of embedded systems","author":"chang","year":"0","journal-title":"RTAS02"},{"key":"ref6","author":"chen","year":"0","journal-title":"Error correction for multi-level nand flash memory using reed-solomon codes"},{"key":"ref29","article-title":"Novel 3-dimensional dual control-gate with surrounding floating-gate (dc-sf) nand flash cell for ltb file storage application","author":"whang","year":"0","journal-title":"IEDM10"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691152"},{"key":"ref8","article-title":"A highly scalable 8-layer vertical gate 3d nand with split-page bit line layout and efficient binary-sum mile (minimal incremental layer cost) staircase contacts","author":"chen","year":"0","journal-title":"IEDM12"},{"key":"ref7","author":"chen","year":"0","journal-title":"A highly pitch scalable 3d vertical gate (vg) nand flash decoded by a novel self-aligned independently controlled double gate (idg) string select transistor (ssl)"},{"key":"ref2","article-title":"Memory architecture of 3d vertical gate (3dvg) nand flash using plural island-gate ssl decoding method and study of it's program inhibit characteristics","author":"chang","year":"0","journal-title":"IMW12"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243827"},{"key":"ref1","author":"ban","year":"2004","journal-title":"Wear Leveling of Static Areas in Flash Memory"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556199"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"ref24","article-title":"Programming methods for three-dimensional memory devices having multi-bit programming, and three-dimensional memory devices programmed thereby","author":"shim","year":"2013"},{"key":"ref23","article-title":"Inherent issues and challenges of program disturbance of 3d nand flash cell","author":"shim","year":"0","journal-title":"IMW12"},{"key":"ref26","article-title":"Non-volatile memory technologies for beyond","author":"shin","year":"2010","journal-title":"VL-SIC-05"},{"key":"ref25","article-title":"A new 3-bit programming algorithm using sle-to-tlc migration for 8mb\/s high performance tlc nand flash memory","author":"shin","year":"0","journal-title":"VLSIC"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Austin, TX","start":{"date-parts":[[2015,11,2]]},"end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372608.pdf?arnumber=7372608","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,16]],"date-time":"2020-07-16T20:23:02Z","timestamp":1594930982000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7372608\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372608","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}