{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:54:13Z","timestamp":1780674853173,"version":"3.54.1"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372610","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T22:15:52Z","timestamp":1452204952000},"page":"494-499","source":"Crossref","is-referenced-by-count":13,"title":["Threshold logic synthesis based on cut pruning"],"prefix":"10.1109","author":[{"given":"Augusto","family":"Neutzling","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jody Maick","family":"Matos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865146"},{"key":"ref11","article-title":"Sis: a system for sequential circuit synthesis","author":"sentovich","year":"1992"},{"key":"ref12","article-title":"Berkeley Logic Synthesis and Verification Group","year":"0"},{"key":"ref13","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0","author":"yang","year":"1991","journal-title":"Rep Microelectronics Center of North Carolina"},{"key":"ref14","article-title":"Benchmarking method and designs targeting logic synthesis for fpgas","volume":"7","author":"pistorius","year":"2007","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105360"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.134","article-title":"Rewiring for threshold logic circuit minimization","author":"lin","year":"2014","journal-title":"Proc Design Automation and Test in Europe Conf"},{"key":"ref17","article-title":"Im-provements to technology mapping for lut-based fpgas","volume":"26","author":"mishchenko","year":"2007","journal-title":"IEEE IEEE Trans Comput-Aided Design Integr Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275118"},{"key":"ref19","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1145\/2765491.2765525","article-title":"Spintronic threshold logic array (stla)-a compact, low leakage, nonvolatile gate array architecture","author":"nukala","year":"2012","journal-title":"Proc Int Symp Nanoscale Archit"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2312177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923432"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref1","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2597175"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644871"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"ref24","article-title":"Faster logic manipulation for large designs","author":"mishchenko","year":"2007","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Austin, TX, USA","start":{"date-parts":[[2015,11,2]]},"end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372610.pdf?arnumber=7372610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,13]],"date-time":"2024-06-13T17:52:05Z","timestamp":1718301125000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7372610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372610","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}