{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:54Z","timestamp":1747868754486,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372612","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T17:15:52Z","timestamp":1452186952000},"page":"508-513","source":"Crossref","is-referenced-by-count":13,"title":["Detailed-routability-driven analytical placement for mixed-size designs with technology and region constraints"],"prefix":"10.1109","author":[{"given":"Chau-Chin","family":"Huang","sequence":"first","affiliation":[]},{"given":"Hsin-Ying","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Bo-Qiao","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Sheng-Wei","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chin-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Szu-To","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"NTUplace4h: A novel routability-driven placement algorithm for hierarchical mixed-size circuit designs","volume":"33","author":"hsu","year":"2014","journal-title":"IEEE Tran on CAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105309"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059034"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846366"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004188"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.67789"},{"article-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","year":"2001","author":"naylor","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717776"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723572"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055179"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320084"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228498"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"journal-title":"ISPD 2015 blockage-aware detailed routing-driven placement contest","year":"0","key":"ref2"},{"journal-title":"Cadence LEF\/DEF 5 3 to 5 7 Exchange Format 2009","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488921"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2015,11,2]]},"location":"Austin, TX","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372612.pdf?arnumber=7372612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,16]],"date-time":"2020-07-16T16:23:01Z","timestamp":1594916581000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7372612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372612","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}