{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:25:38Z","timestamp":1725618338048},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372643","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T17:15:52Z","timestamp":1452186952000},"page":"736-743","source":"Crossref","is-referenced-by-count":4,"title":["A general framework for efficient performance analysis of acyclic asynchronous pipelines"],"prefix":"10.1109","author":[{"given":"Yi-Hsiang","family":"Lai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Chuan","family":"Chuang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie-Hong R.","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397263"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372603"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.31"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881519"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2014.16"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"ref5","article-title":"Null Convention Logic™ System","author":"fant","year":"1994","journal-title":"US Patent"},{"journal-title":"LP_solve","year":"0","key":"ref8"},{"journal-title":"Pipelined Asynchronous Circuits","year":"1995","author":"lines","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"year":"0","key":"ref1","article-title":"ABC: A system for sequential synthesis and verification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(84)90067-X"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2015,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372643.pdf?arnumber=7372643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T19:00:42Z","timestamp":1490382042000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7372643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372643","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}