{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:39:04Z","timestamp":1729658344267,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372647","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T17:15:52Z","timestamp":1452186952000},"page":"764-769","source":"Crossref","is-referenced-by-count":1,"title":["Redundancy based interconnect duplication to mitigate soft errors in SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Naifeng","family":"Jing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiacheng","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"ref11","first-page":"706","article-title":"Robust FPGA resynthesis based on fault-tolerant boolean matching","author":"hu","year":"2008","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654113"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.95"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105389"},{"journal-title":"Xilinx Inc Virtex-5 Family Overview","year":"2009","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.5009432"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"journal-title":"IWLS 2005 Benchmarks","year":"0","author":"albrecht","key":"ref19"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"13:1","DOI":"10.1145\/2390191.2390204","article-title":"SEU fault evaluation and characteristics for SRAM-based FPGA architectures and synthesis algorithms","volume":"18","author":"jing","year":"2013","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.878086"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref5","first-page":"1","article-title":"A scalable dependability scheme for routing fabric of SRAM-based reconfigurable devices","author":"yazdanshenas","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref8","first-page":"330","article-title":"Single-Event-Upset (SEU) awareness in FPGA routing","author":"golshan","year":"2007","journal-title":"the 44th ACM\/IEEE Design Automation Conference"},{"journal-title":"White paper Achieving higher system performance with the Virtex-5 family of FPGAs","year":"2006","author":"cosoroaba","key":"ref7"},{"journal-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/FPL.2011.69","article-title":"Rapidsmith: Do-it-yourself CAD tools for Xilinx FP-GAs","author":"lavin","year":"2011","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"journal-title":"Application note SEU strategies for Virtex-5 devices","year":"2010","author":"chapman","key":"ref21"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2015,11,2]]},"location":"Austin, TX, USA","end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372647.pdf?arnumber=7372647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,13]],"date-time":"2020-09-13T14:27:45Z","timestamp":1600007265000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7372647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372647","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}