{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:41:58Z","timestamp":1773247318983,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/iccad.2015.7372660","type":"proceedings-article","created":{"date-parts":[[2016,1,7]],"date-time":"2016-01-07T22:15:52Z","timestamp":1452204952000},"page":"854-860","source":"Crossref","is-referenced-by-count":28,"title":["Mixed cell-height implementation for improved design quality in advanced nodes"],"prefix":"10.1109","author":[{"given":"Sorin","family":"Dobre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref11","first-page":"459","article-title":"Improving Voltage Assignment by Outlier Detection and Incremental Placement","author":"wu","year":"2007","journal-title":"Proc DAC"},{"key":"ref12","first-page":"309","article-title":"Post-Placement Voltage Island Generation under Performance Requirement","author":"wu","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147023"},{"key":"ref14","year":"0","journal-title":"Open Cores"},{"key":"ref15","year":"0","journal-title":"Synopsys Design Compiler User's Manual"},{"key":"ref16","year":"0","journal-title":"Synopsys PrimeTime User's Manual"},{"key":"ref17","year":"0","journal-title":"Cadence SOC Encounter User Guide"},{"key":"ref4","author":"glover","year":"1999","journal-title":"Tabu Search Kluwer Academic Publishers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.67319"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744776"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358063"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691156"},{"key":"ref7","article-title":"Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design","author":"hill","year":"2002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320028"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332377"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589424"}],"event":{"name":"2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Austin, TX, USA","start":{"date-parts":[[2015,11,2]]},"end":{"date-parts":[[2015,11,6]]}},"container-title":["2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7367889\/7372533\/07372660.pdf?arnumber=7372660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T21:27:15Z","timestamp":1490390835000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7372660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccad.2015.7372660","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}