{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,20]],"date-time":"2025-06-20T17:06:08Z","timestamp":1750439168296},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203764","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:02:04Z","timestamp":1513270924000},"page":"89-94","source":"Crossref","is-referenced-by-count":9,"title":["IR-drop aware Design &amp; technology co-optimization for N5 node with different device and cell height options"],"prefix":"10.1109","author":[{"given":"Luca","family":"Mattii","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Drago Mir","family":"Milojevic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Debacker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasser","family":"Sherazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479213"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946037"},{"journal-title":"Journal of Miera\/Nono lithography MEMS and MOEMS","year":"2016","author":"sherazi","key":"ref13"},{"key":"ref14","article-title":"Low Track Height Standard-cell Design in N5 using Scaling Boosters","author":"sherazi","year":"2016","journal-title":"SPIE Advanced Lithography conference on Design-Process-Technology Co-optimization for Manufacturability XI"},{"key":"ref15","first-page":"1","article-title":"Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at <= 7nm nodes","author":"song","year":"2016","journal-title":"Proc Symposium on in VLSI Circuits (VLSI Circuits)"},{"key":"ref16","first-page":"1","article-title":"Lateral NWFET Optimization for Beyond 7nm Nodes","author":"yakimets","year":"2015","journal-title":"Int Conf on IC Design and Technology (ICICDT)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658476"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2554561"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273514"},{"key":"ref6","article-title":"Impact of a SADP flow on the design and process for N10\/N7 metal layers","author":"gillijns","year":"2015","journal-title":"Design Process Technology Co optimization for Manufacturability IX"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref8","first-page":"854","article-title":"Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes","author":"kahng","year":"2015","journal-title":"Computer-Aided Design (ICCAD)"},{"journal-title":"802 3an LDPC Decoder","year":"2007","author":"hawkins","key":"ref7"},{"journal-title":"Voltus IC Power Integrity Solution manual","year":"2016","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831863"},{"journal-title":"Semiconductor device having conductors with different dimensions and method for forming","year":"2012","author":"kastenmeier","key":"ref9"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2017,11,13]]},"location":"Irvine, CA","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203764.pdf?arnumber=8203764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T17:33:35Z","timestamp":1516642415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203764","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}