{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:08Z","timestamp":1773193568037,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203782","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:02:04Z","timestamp":1513270924000},"page":"225-232","source":"Crossref","is-referenced-by-count":51,"title":["Simple magic: Synthesis and in-memory Mapping of logic execution for memristor-aided logic"],"prefix":"10.1109","author":[{"given":"Rotem","family":"Ben Hur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nimrod","family":"Wald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nishil","family":"Talati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753567"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref12","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967020"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187524"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269799"},{"key":"ref28","article-title":"I. IBM ILOG CPLEX Optimization Studio V12.3","year":"2011","journal-title":"Using the CPLEXR Callable Library and CPLEX Barrier and Mixed Integer Solver Options"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref27","author":"fourer","year":"1993","journal-title":"AMPL A Modeling Language for Mathematical Programming"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref6","first-page":"1","article-title":"Algorithmic Considerations in Memristive Memory Processing Units (MPU)","author":"ben hur","year":"2016","journal-title":"Proceedings of the International Workshop on Cellular Nanoscale Networks and Their Applications"},{"key":"ref5","first-page":"171","article-title":"Memory Processing Unit for In-Memory Processing","author":"ben hur","year":"2016","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Architectures"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.61"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038601"},{"key":"ref2","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"2011","journal-title":"2011 Design Automation & Test in Europe"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2016.8064842"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2013.2256257"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357108"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426511"},{"key":"ref24","article-title":"Logic synthesis and optimization benchmarks user guide: Version 3.0","author":"yang","year":"0","journal-title":"MCNC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081665"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEE.2016.7806045"},{"key":"ref25","article-title":"ABC: A System for Sequential Synthesis and Verification","author":"mishchenko","year":"2012","journal-title":"Berkeley Logic Synthesis and Verification Group"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Irvine, CA","start":{"date-parts":[[2017,11,13]]},"end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203782.pdf?arnumber=8203782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T17:33:24Z","timestamp":1516642404000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203782","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}