{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T23:13:54Z","timestamp":1784330034100,"version":"3.55.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203798","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:02:04Z","timestamp":1513270924000},"page":"344-351","source":"Crossref","is-referenced-by-count":24,"title":["Statistically certified approximate logic synthesis"],"prefix":"10.1109","author":[{"given":"Gai","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiru","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref12","article-title":"Approximate Logic Synthesis for Error Tolerant Applications","author":"shin","year":"2010","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627613"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref16","author":"winer","year":"1971","journal-title":"Statistical Principles in Experimental Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858314"},{"key":"ref19","author":"yang","year":"1991","journal-title":"Logic synthesis and optimization benchmarks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1214\/ss\/1177011137"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021735"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/biomet\/57.1.97"},{"key":"ref2","year":"0","journal-title":"Berkeley Logic Synthesis and Verification Group ABC A system for sequential synthesis and verification"},{"key":"ref1","article-title":"The EPFL Combinational Benchmark Suite","author":"amaru","year":"2015","journal-title":"Int Workshop on Logic Synthesis (IWLS)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Irvine, CA","start":{"date-parts":[[2017,11,13]]},"end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203798.pdf?arnumber=8203798","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T17:33:25Z","timestamp":1516642405000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203798\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203798","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}