{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:54:46Z","timestamp":1729648486802,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203830","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"585-592","source":"Crossref","is-referenced-by-count":5,"title":["Scalable N-worst algorithms for dynamic timing and activity analysis"],"prefix":"10.1109","author":[{"given":"Hari","family":"Cherupalli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sartori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.64"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TSM.2007.913186","article-title":"Varius: A model of process variation and resulting timing errors for microarchitects","volume":"21","author":"smruti","year":"2008","journal-title":"Semiconductor Manufacturing IEEE Transactions on"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.72"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488860"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656101"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809264"},{"journal-title":"OpenMSP430 Project","year":"2013","author":"girard","key":"ref17"},{"journal-title":"Synopsys Design Compiler User Guide","year":"0","key":"ref18"},{"journal-title":"Cadence Encounter Digital Implementation User Guide","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465791"},{"key":"ref3","first-page":"825","article-title":"Kahng, Seokhyeong Kang, Rakesh Kumar, and John Sartori. Slack redistribution for graceful degradation under voltage overscaling","author":"andrew","year":"2010","journal-title":"Design Automation Conference (ASP-DAC) 2010 15th Asia and South Pacific"},{"key":"ref6","first-page":"213","article-title":"Blueshift: Designing processors for timing speculation from the ground up","author":"brian","year":"2009","journal-title":"High Performance Computer Architecture 2009 HPCA 2009 IEEE 15th International Symposium on"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228602"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.56"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155636"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TCAD.2011.2172610","article-title":"Kahng, Seokhyeong Kang, Rakesh Kumar, and John Sartori. Recovery-driven design: Exploiting error resilience in design of energy-efficient processors","volume":"31","author":"andrew","year":"2012","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372642"},{"key":"ref1","first-page":"825","article-title":"Kahng, Seokhyeong Kang, Rakesh Kumar, and John Sartori. Recovery-driven design: a power minimization methodology for error-tolerant processor modules","author":"andrew","year":"2010","journal-title":"Proceedings of the 47th Design Automation Conference"},{"journal-title":"Synopsys Vcs User Guide","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007564"},{"journal-title":"Synopsys PrimeTime User Guide","year":"0","key":"ref21"},{"key":"ref24","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"chandramouli","year":"2004","journal-title":"Proceedings of the 41st Annual Design Automation Conference"},{"journal-title":"Pascal microarchitecture","year":"2017","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629949"},{"key":"ref25","first-page":"1016","article-title":"Incremental statistical static timing analysis with gate timing yield emphasis","author":"kim","year":"2008","journal-title":"Circuits and Systems 2008 APCCAS 2008 IEEE Asia Pacific Conference on"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2017,11,13]]},"location":"Irvine, CA","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203830.pdf?arnumber=8203830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T21:34:32Z","timestamp":1643146472000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203830","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}