{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:06:13Z","timestamp":1747868773259},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203841","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"667-674","source":"Crossref","is-referenced-by-count":9,"title":["Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI"],"prefix":"10.1109","author":[{"given":"Changho","family":"Han","sequence":"first","affiliation":[]},{"given":"Kwangsoo","family":"Han","sequence":"additional","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"given":"Hyein","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Lutong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Bangqi","family":"Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys Design Compiler User Guide","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397248"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.760005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160936"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967055"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372597"},{"key":"ref15","article-title":"Standard Cell Library, Method of Using the Same, and Method of Designing Semiconductor Integrated Circuit","author":"oh","year":"2016","journal-title":"US Patent Application"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref17","first-page":"48","article-title":"An Efficient and Effective Detailed Placement Algorithm","author":"pan","year":"2005","journal-title":"Proc ICCAD"},{"journal-title":"Forming FinFET Cell with Fin Tip and Resulting Device","year":"0","author":"tarabbia","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001341"},{"journal-title":"OpenCores Open Source IP-Cores","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372660"},{"journal-title":"Si2 OpenAccess","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062338"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372662"},{"journal-title":"OpenMP Application Program Interface Version 4 0","article-title":"OpenMP Architecture Review Board","year":"0","key":"ref29"},{"key":"ref5","first-page":"1","article-title":"Optimization of Standard Cell Based Detailed Placement for 16nm FinFET Process","author":"du","year":"2014","journal-title":"Proc DATE"},{"key":"ref8","first-page":"165","article-title":"Mongrel: Hybrid Techniques for Standard Cell Placement","author":"hur","year":"2000","journal-title":"Proc ICCAD"},{"journal-title":"Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design","year":"2002","author":"hill","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2015.7106119"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/988952.989004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.813462"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858364"},{"journal-title":"Methods of Forming Single and Double Diffusion Breaks on Integrated Circuit Products Comprised of FinFET Devices and The Resulting Products","year":"2016","author":"xie","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511141"},{"journal-title":"Model-Hardware Correlation Team","year":"2016","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2401571"},{"journal-title":"LEF\/DEF Reference 5 7","year":"0","key":"ref26"},{"journal-title":"Cadence Innovus User Guide","year":"0","key":"ref25"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2017,11,13]]},"location":"Irvine, CA","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203841.pdf?arnumber=8203841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T22:33:28Z","timestamp":1516660408000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203841","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}