{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T01:59:30Z","timestamp":1782352770567,"version":"3.54.5"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203844","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"691-698","source":"Crossref","is-referenced-by-count":28,"title":["HLScope+,: Fast and accurate performance estimation for FPGA HLS"],"prefix":"10.1109","author":[{"given":"Young-kyu","family":"Choi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"finley","year":"2007","journal-title":"Optimized QuickSort"},{"key":"ref11","year":"1996","journal-title":"IBM Application Note Understanding DRAM Operation"},{"key":"ref12","year":"2016","journal-title":"Intel Intel FPGA SDK for OpenCL"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859562"},{"key":"ref14","year":"2012","journal-title":"Kingston KVR13LSE9\/8 memory module specifications"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.20"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847305"},{"key":"ref18","first-page":"200","article-title":"Resource-aware throughput optimization for high-level synthesis","author":"li","year":"2015","journal-title":"Proc Int Symp FPGA"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.101"},{"key":"ref28","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc Int Symp FPGA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193229"},{"key":"ref27","author":"vivado","year":"2016","journal-title":"High-level Synthesis UG902"},{"key":"ref3","year":"0","journal-title":"Apache Spark examples"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662524"},{"key":"ref29","first-page":"136","article-title":"Lin-analyzer: A high-level performance analysis tool for FPGA-based accelerators","author":"zhong","year":"2016","journal-title":"Proc DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944651"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.44"},{"key":"ref7","first-page":"109","article-title":"A quantitative analysis on microarchitectures of modern CPU-FPGA platforms","author":"choi","year":"2016","journal-title":"Proc DAC"},{"key":"ref2","year":"2017","journal-title":"Alpha Data Alpha Data ADM-PCI E-KU3 Datasheet"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021787"},{"key":"ref1","year":"2017","journal-title":"Alpha Data Alpha Data ADM-PCI E-7V3 Datasheet"},{"key":"ref20","author":"pouchet","year":"2015","journal-title":"Poly Bench\/C"},{"key":"ref22","year":"0","journal-title":"Rose Compiler Infrastructure"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062230"},{"key":"ref23","first-page":"97","article-title":"Aladdin: A pre-rtl, power-performance accelerator simulator enabling large design space exploration of customized architectures","author":"shao","year":"2014","journal-title":"Proc ISCA"},{"key":"ref26","year":"2016","journal-title":"Xilinx - SDAccel Development Environment"},{"key":"ref25","year":"2012","journal-title":"Xilinx AXI Reference Guide UG761"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Irvine, CA","start":{"date-parts":[[2017,11,13]]},"end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203844.pdf?arnumber=8203844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T21:36:14Z","timestamp":1643146574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203844","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}