{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:17:26Z","timestamp":1787012246183,"version":"3.56.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203849","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T17:02:04Z","timestamp":1513270924000},"page":"728-735","source":"Crossref","is-referenced-by-count":105,"title":["Cost-effective design of scalable high-performance systems using active and passive interposers"],"prefix":"10.1109","author":[{"given":"Dylan","family":"Stow","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taniya","family":"Siddiqua","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel H.","family":"Loh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Active Si interposer for 3D IC integrations","author":"kim","year":"2015","journal-title":"Proc Int Conf 3D Syst Integr"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898657"},{"key":"ref12","author":"lapedus","year":"2016","journal-title":"10nm versus 7nm"},{"key":"ref13","author":"lapedus","year":"2017","journal-title":"Battling fab cycle times"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490828"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.348"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref17","author":"low","year":"2016","journal-title":"Samsung foundry's business strategy"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2016.7764493"},{"key":"ref19","author":"saban","year":"2012","journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency"},{"key":"ref28","article-title":"Moore's law at 50: Are we planning for retirement?","author":"yeric","year":"2015","journal-title":"IEEE Intl Electron Devices Meeting"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974673"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428095"},{"key":"ref3","year":"0","journal-title":"Anandtech Cpu benchmarks"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808461"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref7","article-title":"IC Knowledge LLC","year":"2016","journal-title":"IC Cost and Price Model 2016 Revision 05"},{"key":"ref2","article-title":"International technology roadmap for semiconductors 2.0","year":"2015","journal-title":"system integration Report Ch 1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref1","year":"0","journal-title":"AMD Epyc"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.71"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/2966986.2980095","article-title":"Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D\/3D integration","author":"stow","year":"2016","journal-title":"IEEE\/ACM Intl Conf Computer-Aided Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1973.17719"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062847"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.133"},{"key":"ref26","article-title":"3D advanced integration technology for heterogeneous systems","author":"vivet","year":"2015","journal-title":"Proc Int Conf 3D Syst Integr"},{"key":"ref25","article-title":"Processing active devices on Si interposer and impact on cost","author":"velenis","year":"2015","journal-title":"Proc Int Conf 3D Syst Integr"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Irvine, CA","start":{"date-parts":[[2017,11,13]]},"end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203849.pdf?arnumber=8203849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T18:12:39Z","timestamp":1643134359000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203849","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}