{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T12:47:47Z","timestamp":1762001267862,"version":"build-2065373602"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203879","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"922-928","source":"Crossref","is-referenced-by-count":8,"title":["UTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper)"],"prefix":"10.1109","author":[{"given":"Wuxi","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiajun","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.02.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339278"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488746"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001421"},{"key":"ref14","first-page":"66:1","article-title":"UTPlaceF: A routability-driven FPGA placer with physical and congestion aware packing","author":"li","year":"2016","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref15","first-page":"67:1","article-title":"RippleFPGA: A routability-driven placement for large-scale heterogeneous FPGAs","author":"pui","year":"2016","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref16","first-page":"68:1","article-title":"GPlace: A congestion-aware placement tool for ultrascale FPGAs","author":"pattison","year":"2016","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372614"},{"journal-title":"ISPD 2017 Clock-Aware FPGA Placement Contest","year":"0","key":"ref19"},{"journal-title":"Eigen","year":"0","author":"guennebaud","key":"ref28"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1007\/978-3-540-30117-2_18","article-title":"Simultaneous timing driven clustering and placement for fpgas","author":"chen","year":"2004","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"journal-title":"PaToH","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775984"},{"journal-title":"ISPD 2016 routability-driven FPGA placement contest","year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142989"},{"key":"ref8","first-page":"555","article-title":"QPF: efficient quadratic placement for FPGAs","author":"xu","year":"2005","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842812"},{"journal-title":"Intel (Altera) Corp","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147033"},{"journal-title":"Xilinx Inc","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"journal-title":"Intel Math Kernel Library","year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"journal-title":"GNU libstdc++ Parallel Mode","year":"0","key":"ref24"},{"journal-title":"OpenMP 4 0","year":"0","key":"ref23"},{"journal-title":"Numerical Mathematics","year":"2010","author":"quarteroni","key":"ref26"},{"key":"ref25","first-page":"511","article-title":"A multigrid method based on the additive correction strategy","volume":"9","author":"hutchinson","year":"1986","journal-title":"Numerical Heat Transfer Part A Applications"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2017,11,13]]},"location":"Irvine, CA","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203879.pdf?arnumber=8203879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T22:08:25Z","timestamp":1643148505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203879","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}