{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T16:46:15Z","timestamp":1745426775175,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203881","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"937-944","source":"Crossref","is-referenced-by-count":2,"title":["A hybrid approach to cache management in heterogeneous CPU-FPGA platforms"],"prefix":"10.1109","author":[{"given":"Liang","family":"Feng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Sinha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proc 14th IEEE Int'l Symp High Performance Computer Architecture (HPCA)"},{"journal-title":"Louis-Noël Pouchet Polybench The polyhedral benchmark suite","year":"2012","key":"ref11"},{"key":"ref12","first-page":"13","article-title":"A reconfigurable fabric for accelerating large-scale datacenter services","author":"andrew","year":"2014","journal-title":"Proc ACM\/IEEE Int'l Symp Computer Architecture (ISCA)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3058746"},{"journal-title":"Verilator the fast free verilog simulator","year":"2012","author":"snyder","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"ref18","first-page":"134","article-title":"Compiler managed micro-cache bypassing for high performance epic processors","author":"wu","year":"2002","journal-title":"Proc 35th Ann IEEE\/ACM Int l Symp Microarchitecture (MICRO-35)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.117"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref3","first-page":"402","article-title":"Cooperative cache partitioning for chip multiprocessors","author":"chang","year":"2014","journal-title":"Proc 25th ACM Int'l Conf Supercomputing (SC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref5","article-title":"Accelerating datacenter workloads","author":"gupta","year":"2016","journal-title":"Proc Int'l Conf Field-Programmable Logic and Applications (FPL)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370862"},{"key":"ref7","first-page":"111","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"kim","year":"2004","journal-title":"Proc 13th Int'l Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref2","first-page":"350","article-title":"Reuse distance as a metric for cache behavior","volume":"14","author":"beyls","year":"2001","journal-title":"Proc 13th IASTED Conf Parallel and Distributed Computing and Systems (PDCS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref9","article-title":"Paas: A system level simulator for heterogeneous computing architectures","author":"liang","year":"2017","journal-title":"Proc Int'l Conf Field-Programmable Logic and Applications (FPL)"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","start":{"date-parts":[[2017,11,13]]},"location":"Irvine, CA","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203881.pdf?arnumber=8203881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:08:02Z","timestamp":1643152082000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203881","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}