{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:51:49Z","timestamp":1781884309708,"version":"3.54.5"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/iccad.2017.8203890","type":"proceedings-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T22:02:04Z","timestamp":1513288924000},"page":"999-1004","source":"Crossref","is-referenced-by-count":39,"title":["Standard cell library design and optimization methodology for ASAP7 PDK: (Invited paper)"],"prefix":"10.1109","author":[{"given":"Xiaoqing","family":"Xu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nishi","family":"Shah","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Evans","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saurabh","family":"Sinha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Greg","family":"Yeric","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","year":"0"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1145\/37888.37969","article-title":"layout optimization of cmos functional cells","author":"maziasz","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600120"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047041"},{"key":"ref35","year":"2017","journal-title":"Innovus Implementation System"},{"key":"ref34","year":"2017","journal-title":"Cadence Synthesis Solution"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993720"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.31531"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"ref15","first-page":"97","article-title":"Standard cell pin access and physical design in advanced lithography","author":"xu","year":"2016","journal-title":"Proc of SPIE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.2.021202"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509638"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036672"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.10.2"},{"key":"ref4","first-page":"149","article-title":"Design technology co-optimization of back end of line design rules for a 7 nm predictive process design kit","author":"vashishtha","year":"2017","journal-title":"Proc IEEE Int Symp Quality Electron Des (ISQED)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744821"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573398"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717782"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980074"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref8","first-page":"94 270e","article-title":"Standard cell design in N7: EUV vs. immersion","author":"chava","year":"2015","journal-title":"Proc of SPIE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488764"},{"key":"ref2","first-page":"942 702","article-title":"The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme","author":"liebmann","year":"2015","journal-title":"Proc of SPIE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.1.013507"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565871"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062338"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036679"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654225"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372660"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744890"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062214"}],"event":{"name":"2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","location":"Irvine, CA","start":{"date-parts":[[2017,11,13]]},"end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8167715\/8203744\/08203890.pdf?arnumber=8203890","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T01:36:00Z","timestamp":1570498560000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8203890\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/iccad.2017.8203890","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}